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ABSTRACT 
Different aspects of power optimization of a high-speed, high-accuracy pipeline 
Analog-to-Digital Converters (ADCs) are considered to satisfy the current and future needs 
of portable communication devices. First power optimized design strategies for the amplifiers 
are introduced. Closed form expressions of power w.r.t settling requirements are presented to 
facilitate a fair comparison and selection of the amplifier structure. Next a new low offset 
dynamic comparator has been designed. Simulation based sensitivity analysis is performed to 
demonstrate the robustness of the new comparator with respect to stray capacitances, 
common mode voltage errors and timing errors. With simplified amplifier power model 
along with the use of dynamic comparators, a method to optimize the power consumption of 
a pipeline ADC with kT/C noise constraint is also developed. The total power dependence on 
capacitor scaling and stage resolution is investigated for a near-optimal solution.  
After considering the power requirements of a pipeline ADC, design and statistical 
modeling of over-range protection requirements is investigated. Closed form statistical 
expressions for the over-range requirements are developed to assist in the allocation of the 
error budgets to different pipeline blocks. A new over-range protection algorithm is also 
developed that relaxes the amplifier design and power requirements. 
Finally, two new CMOS Schmitt trigger designs are proposed which can be used as 
clock inputs for the pipeline ADC. In the new designs, sizing of the feedback inverters is 
used for independent trip point control.  The new designs have also a modest reduction in 
sensitivity to process variations along with immunity to the kick-back noise without the 
addition of path delay. 
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CHAPTER 1.  GENERAL OVERVIEW 
Who would have imagined a century back that in a blink of an eye we can see a 
person sitting half way across the world? Thanks to the technological developments in the 
area of semiconductors and batteries, at present we can share our thought process with 
anyone in this world even while we are on the road. We have crossed the physical boundaries 
of communication and have entered the exciting world of online communication. As we 
move forward into the future, the demand for power efficient portable systems is increasing. 
Every day, designers like us, are trying to find new ways of implementing different 
applications on a single chip, i.e. system on chip (SoC), which will reduce the overall power 
requirements of the system and hence extend the battery operation life.  
Our human peripheral interfaces (voice, vision, smell, taste etc.) are all in the analog 
world whereas for sending and receiving data over the communication channels we utilize 
digital domain. Hence, the two most important aspects of audio and video communications 
over a digital communication channel are Analog-to-Digital (ADC) conversion of our voice 
and images and then back to analog domain using Digital-to-Analog (DAC) conversion. To 
see and to hear with high clarity, we require high precision and high speed data converters. 
Therefore, as we move on towards SoC solutions with extended battery life, we need to 
design power efficient ADCs and DACs with higher resolutions at higher operation speeds.  
In this dissertation, we will be looking at different design aspects for power efficient 
high accuracy and high speed ADCs. There are three common choices of structures for such 
ADCs – flash-based, delta-sigma based or pipeline-based [1-3].  
The flash based ADCs can perform at very high speeds (even in GHz range) but they  
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Figure 1.1  Basic Pipeline ADC Architecture 
suffer in linearity and are only limited to 6 to 8 bit resolutions. On the other hand, delta-
sigma based ADCs are at the opposite end of the spectrum. These delta-sigma ADCs have 
very high resolutions (up to 24 bits) but very limited speed of operation as they rely on over-
sampling the signal. 
In terms of today’s demand for high resolution (12 to 16 bits of resolution) with 
operation speeds in hundreds of MHz range for audio and video communications, pipeline 
ADC is the right choice. The concept of a pipeline ADC is very simple. The first stage 
samples the input and converts into two parts, one digital part and the rest as residue signal. 
This residue signal is the difference between the input signal and the equivalent converted 
digital bits. Once the first stage is done with conversion, it passes the signal to the next stage 
and starts to sample the next signal. The next stage carries out a similar task as that of the 
first stage and this process continues. A block level implementation of the pipeline ADC is 
shown in Fig. 1.1 [1-3]. In Fig. 1.1, each stage is generating m digital bits. kth stage 
implementation is shown in Fig. 1.2. The main blocks of a stage primarily are m-bit sub-
ADC, an input sample and hold (S/H), m-bit sub-DAC, a summing amplifier and an 
amplifying amplifier. Except for m-bit ADC, the rest of the blocks can be clubbed into a  
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Figure 1.2  kth Stage of a Pipeline ADC 
single block known as multiplying DAC (MDAC). Typically the MDAC consists of a high-
gain, high-speed amplifier along with few capacitors and switches. For better accuracy, a 
digital correction algorithm is implemented which can correct the non-idealities that are 
present in the system to a certain extent. These non-idealities can arise due to process and 
mismatch effects of amplifier, comparators, capacitor matching errors etc. For high speed 
and high accuracy pipeline ADC, it is important to understand how different aspects of 
design of different blocks can effect the over all structure.  
First in Chapter 2, amplifier design will be considered, as this is the basic building 
block for the MDAC of a stage and hence the pipeline ADC [1-4]. To effectively reduce the 
overall power consumption in the pipeline ADC, the amplifier power needs to be optimized 
for the given specifications of speed and accuracy. An alternate design space will be explored 
and few different commonly used amplifier architectures will be optimized for power. A 
comparison between the different structures will also be presented [5-6]. This optimization 
based on the alternate design space will provide better insight into the complex power 
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optimization problem and dictate which amplifier design should be picked for a set of given 
specifications. The approach followed in Chapter 2 is generic and can be effectively used for 
the power optimization for any other amplifier structure. Once the new amplifier has been 
optimized w.r.t. power, a fair comparison can be made with the other structures considered in 
Chapter 2. 
After the amplifier, the comparator is another main contributing factor to the overall 
power dissipation in a pipeline ADC. The comparator also requires significant amount of 
energy in order to achieve low offsets. A low offset in the comparators is required to reduce 
the over-range requirements of the MDAC which gives more freedom to design the 
amplifier. With the design freedom in the amplifier, it will be easy to optimize and 
effectively reduce the overall power consumption, and also a larger input swing can be 
possible. The larger swing helps the Signal-to-Noise (SNR) performance of the ADC and 
hence a higher resolution can be achieved. For achieving smaller offset voltages in the 
comparators w.r.t. process gradients, mismatches, temperature etc., pre-amplifier based 
comparators are typically used [1-2]. The main drawback of pre-amplifier based comparators 
is the high constant power consumption. To overcome this problem, dynamic comparators 
[7-10] that make a comparison once every clock period, are often used. These dynamic 
comparators require much less power as compared to the pre-amplifier based comparators. 
However, these dynamic comparators suffer from large offsets making them less favorable in 
flash-based ADC architectures. In pipeline ADCs, digital correction techniques [11-15] along 
with adequate over-range protection can tolerate such large offsets but at the cost of higher 
power consumption and poorer SNR as mentioned earlier. In the literature a few dynamic 
comparators can be found, but very little emphasis is placed on actual details of operation of 
 5 
 
these structures. Few authors discuss the impact of non-idealities due to process variations on 
these structures along with experimental results that compare offset values of different 
structures [9-10]. These experimental offset values vary from 75mV to 300mV. However, the 
literature is devoid of any information on how other non-idealities such as imbalance in 
parasitic capacitors, common mode (CM) voltage errors or clock timing errors affect these 
structures. In the Chapter 3, the operation and the effects of non-idealities of such dynamic 
comparators will be investigated. Based on the observations, a new dynamic comparator 
structure which achieves a low offset will be developed. Simulation based sensitivity analysis 
with respect to different non-idealities will be carried out to validate the advantages of the 
new structure over typical differential pair comparator. 
After covering the two main building blocks – amplifiers and comparators - and their 
optimizations for a pipeline ADC, Chapter 4 will present considerations of the overall power 
requirements of the pipeline ADC as a system. Different authors have looked at optimizing 
the power requirements of the pipeline ADC w.r.t. stage resolution and have proposed 
different conclusions [16-18]. The main reason for different conclusions by different authors 
is primarily based on the assumptions that they have made. In the light of today’s 
development in the area of pipeline ADCs, we have to revisit the power optimization of a 
pipeline ADC w.r.t. stage resolution. In the implementation method of the pipeline ADC, 
there will not be any front end S/H block which reduces the power requirements 
significantly. This front end S/H will be actually implemented with the 1st stage MDAC. The 
second block that further reduces the overall power requirements is by utilizing the design of 
a dynamic comparator as seen in Chapter 3. Based on these design assumptions, a simplified 
amplifier power model will be used from Chapter 2 and the strategy for power optimization 
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with respect to SNR requirements will be developed. The main contributor to the noise floor 
is the sampling switch resistance of the MDACs. The noise from these switches is stored on 
to the sampling capacitors of the MDAC and is proportional to kT/C. For a given total 
number of pipeline ADC bits, different capacitor scaling schemes will be investigated. For 
each scheme, optimized power will be found with respect to effective number of bits per 
stage and this will give us better power optimization strategy w.r.t. the stage resolution. 
The next two chapters, Chapter 5 and Chapter 6, are related to over-range protection 
requirements. In the Chapter 5, statistical process variation effects will be considered for two 
commonly used MDAC architectures. Process variations and limitations introduce gain 
errors, sub-DAC errors, and offset errors in the residue transfer characteristics of the 
amplifier and these errors can cause the actual output range of the amplifier to become 
unacceptably large [7, 11, 19]. To handle these errors, sufficient over-range is needed the 
gain stage and hence over-range protection circuits are invariably used to ensure that these 
errors do not unacceptably degrade the performance of the pipelined ADC. If any excess 
over-range protection is provided to the system, it will hamper the performance of the overall 
pipeline ADC in terms of power, speed and possible usable input range. Hence it is important 
to understand the statistical variations present in the MDAC in order to have a better control 
over the errors.  
In Chapter 6, algorithm for the implementation of the over-range protection will be 
developed. A common practice for over-range protection circuits is to use the same signal 
conversion range for all the stages. Moreover, no distinction is made between the signal 
conversion range and signal saturation range [8, 13, 20-21]. This results in excessive design 
requirements for a pipeline ADC. To overcome this problem, a series of signal swing 
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windows based on the degree of distortion present in the gain stage amplifier will formalized. 
A set of "critical points" on the transfer characteristics will be identified that are useful for 
determining robustness of any given over-range protection circuit.  Based on these signal 
swing windows and critical points, a new over-range protection algorithm will be developed 
that will relax pipeline ADC design. 
In the last design chapter, Chapter 7, a new design of Schmitt trigger will be 
considered. Schmitt triggers are used extensively in digital and analog systems to filter out 
any noise present on a signal line and produce a clean digital signal. They are also used to 
supply clean clock signal for the pipeline ADCs. The traditional method of implementing a 
Schmitt trigger is to use a resistive regenerative (positive) feedback amplifier [22]. The basic 
idea of a Schmitt trigger is to generate a bi-stable state which has a switching threshold as a 
function of the direction of the input. The main drawbacks of this implementation are mainly 
related to op-amp design challenges, e.g. large die area, high DC gain requirements, low 
offset requirements etc. Another disadvantage of such an implementation is the high power 
requirement which makes this structure unfavorable in many analog and digital systems. 
Another approach for implementation is to use standard CMOS inverters along with positive 
feedback (e.g. latches) [23-24]. The basic idea proposed in [23] is to provide an active 
alternate pull down path for the output of the first inverter when the input is changing from 
high to low. The alternate pull down path keeps pulling down the output of the first inverter 
even beyond the quasi-static (or the trip point) of the inverter. When the input is changing 
from low to high, this alternate path is actually inactive and thus the trip point will be 
determined primarily by only the input inverter. This idea can be easily extended to a 
complementary design where an alternate pull up path is also present [24]. In this chapter, a 
 8 
 
new method of independently controlling hysteresis will be considered. The new method 
reduces the kick-back noise coming from other digital/analog blocks connected to the 
Schmitt trigger’s output without adding any additional path delay along with modest 
improvement in the sensitivity of the structure with respect to process variations. 
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CHAPTER 2.  POWER DEPENDENCE OF FEEDBACK AMPLIFIERS 
ON OPAMP ARCHITECTURE 
 
Extended version of paper published in International Symposium on Circuits and Systems 
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Vipul Katyal1, Yu Lin2, Randall L. Geiger3 and Degang J. Chen3 
 
Abstract 
Power optimized design strategies for operational amplifiers (op-amps) used in finite 
gain feedback applications with fixed closed-loop settling constraints are introduced. A 
comparison of several op-amp architectures shows that the optimal amplifier architecture is 
dependent upon the desired closed-loop gain. Closed form expressions that relate power 
dissipation and closed loop bandwidth for a given closed loop gain are presented. 
2.1  Introduction 
The design of power efficient Analog-to-Digital converters (ADC) with high 
accuracy and high speed is of a growing interest to the semiconductor industry. The common 
choice for such ADCs is a pipeline structure where the individual stage amplifiers define the 
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University. 
2 Graduated student, Dept. of Electrical and Computer Engineering, Iowa State University. Presently at 
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total power consumption. In the literature one can find many different amplifier architectures 
but most are minor variants of a small number of well-known structures [1 - 8]. The amplifier 
performance in general and the power efficiency in particular are strongly dependent upon 
architecture. For high speed and high accuracy requirements, these amplifiers often become 
the bottleneck in the design. A good survey of various design optimization strategies used is 
presented in [9]. Two similar approaches utilizing analytical equation-based optimization are 
discussed in [10] and [11]. Both techniques rely on posynomiality of the amplifier 
performance equations under specific constraint conditions. Mandal [11], includes a 
procedure to update these constraint conditions after each iteration to achieve a better 
solution whereas Hershenson [10] includes the parasitic capacitance effects that are the 
dominant contributor for a high speed performance. The optimized results in both the 
approaches are based on numerical techniques and hence lack an intuitive insight into 
amplifier design and the choice of architecture. Regardless, there is minimal use of these 
approaches in the industry today. 
An alternative analytical approach, using an alternate design space that can help 
designers better understand the operation of the amplifier is presented in [12-13]. This 
alternate design space has been exploited for finding an optimized design of CMOS op-amp 
in [14]. In Loulou’s work on the two stage amplifier [14], the effects of the loop factor (β) in 
a closed loop negative feedback configuration on the compensation capacitance (Cc) has not 
been included. In this work, analytical expression for the relationship between settling time4, 
Cc and power dissipation in a two-stage op-amp used in finite gain application, are  
                                                 
4 Relationship between settling time and gain-bandwidth product is covered in Appendix. 
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Figure 2.1  Negative Feedback Configuration 
developed. A comparison of the performance of the optimized two-stage op-amp with that of 
single stage op-amp is made to facilitate the selection of an optimal amplifier topology. 
2.2  Amplifier Optimization Formulation 
Consider an amplifier in a negative feedback configuration as shown in Fig. 2.1. The 
closed loop gain is given by 
( ) ( )( )sA
sA
V
V
sA
V
V
i
o
FB β+== 1     (2.1) 
where Vi and Vo are the input and output of the feedback amplifier, Av is the open loop 
amplifier transfer characteristics, β is the feedback factor and AFB is the overall negative 
feedback transfer characteristics. We will be considering three simple amplifier structures: a 
single stage amplifier, a two stage amplifier with Miller compensation and a two stage 
amplifier with Miller and Resistive compensation.  
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Figure 2.2  Single Stage Amplifier 
2.2.1  Single Stage Amplifier (Case 1) 
The Gain-Bandwidth product (GB) is defined as the product of the DC gain and the 3 
dB bandwidth. For a simple single stage amplifier of Fig. 2.2, amplifier gain (A(s)), dc gain 
(A0), bandwidth (BW) and GB can be expressed as, 
( ) ( )
( )
l
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l
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m
ool
m
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ggsC
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−+
+
   (2.2) 
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where Cl is the total load capacitance at the output node, gm1 is the transconductance of the 
input transistor (M1), go1 and go3 are the output conductance of M1 and M3, respectively. The 
total power consumption in the amplifier can be written as 
12 DDD IVP =       (2.3) 
where ID1 is the current flowing through the input transistor M1. GB of (2.2) can be expressed 
in the alternate design space with parameters {P, VEB1, VEB3} [12 - 13] as, 
 
lEBDDl
m
CVV
P
C
gGB
1
1
22
==      (2.4) 
where VEB1 is the excess bias of the input transistor M1, VEB3 is the excess bias of the load 
transistor M3, and noting that gm1 = 2ID1/VEB1. In (2.4), the GB is independent of the loop 
factor β. This expression becomes more complex if the diffusion capacitances are included. 
For a simple case where Cl = Cl,ext only, two observations are derived from (2.4) 
• GB is directly proportional to the total power consumption (P) 
• VEB1 should be made as small as possible without compromising the saturation region 
operation of M1 to achieve maximum GB 
Consider the transistor shown in Fig. 2.3. If we assume that the sidewall parasitic 
capacitances associated with the XA and XB sides can be neglected, the parasitic capacitances 
associated with the n-transistors and the p-transistors are given by, 
pp
nnn
BottompSWppP
BottomnSWnP
CdWCWC
CdWCWC
1
1
+=
+=
     (2.5) 
where CSW is the side-wall capacitance density, CBottom is the bottom capacitance density 
associated with the active region of the transistors and d1 is the extension of the active region  
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Figure 2.3  Transistor Layout 
from the poly, typically 5λ or 6λ, where 2λ is the minimum feature size of a given process. 
We can define parasitic capacitance factor for n-channel and p-channel as 
( )
( )
min
1
min
1
1
1
Lc
CdCC
Lc
CdCC
ox
BottomSWx
ox
BottomSWx
ppp
nnn
+=
+=
    (2.6) 
where Lmin =  2λ and cox is the capacitance of oxide. Hence the total capacitance is 
( ) min, LcCWCWCC oxxpxnextll pn ++=     (2.7) 
Under the assumption that L1 = L3 = Lmin, from (2.4) and (2.7), GB can be rewritten as, 
⎥⎥⎦
⎤
⎢⎢⎣
⎡
++
=
2
3
2
1
1
2
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1,
22
EB
EB
p
n
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EBn
EBextlDD V
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PLVCV
PGB
pn μ
μ
μ
   (2.8) 
The second denominator term, ⎥⎥⎦
⎤
⎢⎢⎣
⎡
+ 2
3
2
1
1
2
min2
EB
EB
p
n
xx
EBn V
VCC
V
PL
pn μ
μ
μ
, in (2.8) represents the 
total parasitic contribution from the n-channel and p-channel transistors. The GB in (2.8) is a  
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Figure 2.4  Single Stage Amplifier Gain-Bandwidth Product vs. Power 
function of P, VEB1 and VEB3 and is an increasing function of VEB3. Therefore the output swing 
requirement will define the maximum allowable VEB3. Moreover, GB has a physical limit 
which is defined by the process. For fixed values of VEB1 and VEB3 values, a plot of GB vs. 
power is shown in Fig. 2.4 for TSMC 0.35μm process with VDD of 2V, Cl,ext of 1.5pF.  
At this stage one can look at two optimization problems: first maximizing GB under 
fixed power conditions; second minimizing power requirement for fixed GB application. 
Both cases will reduce to a two dimensional problem. However, the latter case is more 
commonly encountered in most of the applications since GB of the amplifier would be 
defined by the settling requirements. For this, the design space variables need to be changed 
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to {GB, VEB1, VEB3} and P is considered a dependent variable. From (2.8), the required power 
can be expressed as 
⎥⎥⎦
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provided5 
max,11min,1 EBEBEB VVV <<   &  min,33 EBEB VV ≥    (2.10) 
where 
( )
p
pn
pn
x
pEB
pnEB
xx
pn
xx
EB
EB
C
V
E
V
CC
D
GBL
C
CC
GBLV
EDCCV
2
&
4
,
2
1
4
2
3
2
3
2
min
2
minmin,3
2
maxmin/,1
μ
μμ
μμ
===
=
−= m
   (2.11) 
and keeping VEB3 fixed, P will be only a function of VEB1. The minimum power required to 
achieve the given GB w.r.t VEB1 is given by6 
⎥⎥⎦
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⎢⎢⎣
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xextlDD
opt
pn
n
CC
V
LGB
CLGBCV
P
μμ
μ 2
3
4
min
2
2
min
2
,
161
16
     (2.12) 
                                                 
5 The minimum & maximum conditions of VEB1 is to ensure the denominator of the power expression is positive 
and the minimum condition of VEB3 is for ensuring positive square root term in VEB1,min/max 
6 The first derivative of P w.r.t. VEB1 gives the optimized VEB1, i.e., optEB
EB
V
V
P
,1
1
0⇒=
∂
∂
 and the 2nd derivative 
test is carried out to ensure that the power is minimum at VEB1,opt , i.e. 0
)(
,11
2
1
2
>
∂
∂
= optEBEB VVEB
V
P
. 
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Figure 2.5  Power vs. VEB1 for Single Stage Amplifier 
The required VEB1 for achieving Popt is given by 
n
x
optEB
n
C
GBLV
μ
2
min,1 4=      (2.13) 
which is a function of GB and the process only and independent of VEB3. A plot of power vs. 
VEB1 is shown for different values of VEB3 in Fig. 2.5 for TSMC 0.35μm process with VDD of 
2V, Cl,ext of 1.5pF and GB requirement of 1.32GHz. These values were used in a design of 
14-bit 100MHz pipeline ADC design. In general, for low power requirements, VDD and Cl,ext 
will be kept small and VEB3 as large as possible. 
For the first problem where GB needs to be maximized for a given power w.r.t. VEB1 
and VEB3, from (2.8) it can be again noted that VEB3 needs to be as large as possible. In this 
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case also the output swing will determine VEB3. The maximum GB for a given power level 
and VEB3 can be expressed as, 
AB
PGB
2max
=     (2.14) 
where  
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+=
   (2.15) 
and the maximum GB occurs at7 
A
BV optEB =′ ,1       (2.16) 
For a limiting case when power is infinite, (2.14) and (2.16) reduces to 
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3
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     (2.17) 
For a single stage amplifier with p-channel transistor as input and n-channel transistor 
as a load, the only modifications to all of the above equations will be a simple flip on 
subscript n and p. 
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Figure 2.6  Two Stage Miller Compensated Amplifier 
2.2.2  Two Stage Miller Compensated Amplifier (Case 2) 
The transfer function of the two stage Miller compensated amplifier of Fig. 2.6 can be 
expressed as 
( ) ( )( )odoocmlc
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−+
+
5
2
51
2
   (2.18) 
where gm1 is same as before, gm5 (or gm7) is the transconductance of the 2nd stage input 
transistor, Cc is the Miller capacitance and god and goo are the output conductance of the 1st 
and 2nd stages respectively. For the amplifier in a negative feedback configuration with loop 
factor of β (as shown in Fig. 2.1), the closed loop transfer function can be written as 
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The denominator of (2.19) can be expressed in terms of standard ω0 and pole Q format as, 
( ) 2002 ωω ++= QsssD     (2.20) 
where 
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For both the poles to be in the left half plane, the coefficient of the s term in (2.20) should be 
positive, i.e. 
0
2
1
5 >−
m
m
gg β    ≡    ( ) 01
2
>−− θβγθ    (2.22) 
where θ is the ratio of the current in the output stages to the total current and γ is the ratio of 
the excess bias of the 2nd stage input transistor to that of the 1st stage input transistor, i.e. 
1
5
EB
EB
V
V
. The compensation capacitance from (2.21) and (2.22) reduces to 
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   (2.23) 
Hence the value of Cc dramatically reduces as θ  approaches 1. The GB in the alternate 
design space, with design variables {P, VEB1, VEB6, θ, γ, β, Q}, where VEB6 and VEB8 are same 
and is the 2nd stage load transistor excess bias, can be derived as 
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It can be shown that for θ < 1, 0<
∂
∂
γ
F , hence GB is a monotonically decreasing 
function of γ but for practical purpose we will use γ = 1 for ensuring enough output voltage 
swing. Similarly, it can be shown that 0>
∂
∂
θ
F which implies GB is a monotonically 
increasing function of θ. Allocating more power consumption in the 2nd stage as opposed to 
the 1st stage will result in larger value of GB. Under these conditions, GB is inversely 
proportional to β, i.e., decrease in the β value will results in higher achievable GB. 
2.2.2.1  Poles and Zero Consideration 
For the two stage amplifier of Fig. 2.6, the simplified model has 2 left half poles and 
one right half zero 
c
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      (2.25) 
In the alternate design space, from (2.23) and (2.25) it can be shown that 
( )θ
θ
βγ
β
γλ
β
−
==
==
1
2
2
2
2
2
0
2
1
22
1
2
Q
C
C
p
z
Q
A
VQp
p
c
l
EB     (2.26) 
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For practical applications, γ  = 1 and Q = 2/1 , and zero w.r.t. 2nd pole of (2.26) reduces to  
( )θβ
θ
−
=
12p
z      (2.27) 
A plot of 
2p
z  vs. θ  for different values of β is shown in Fig. 2.7. When ( )ββθ += 1/ , z = 
|p2|. The right half plane zero needs to be pushed towards the positive infinity for the system 
to be stable. This can be achieved by making θ nearly 1, i.e. pushing more current into the 2nd 
stage as compared to the 1st stage. 
2.2.2.2  Parasitic Consideration 
A similar analysis of parasitic consideration as that of a single stage amplifier of 
previous section can be carried out for the present two stage Miller compensated structure 
also. In this case only the parasitic effects of the 2nd stage have been considered. The GB of 
(2.24) with parasitics can be written as 
( )
⎥⎥⎦
⎤
⎢⎢⎣
⎡
++
⎥⎦
⎤⎢⎣
⎡
−−
=
1
2
min
12
6
2
min
,1
2
2 1
2
EBp
x
EB
EBn
x
extlEBDD V
PLCPV
V
LC
CVV
PQ
GB
pn θ
γμ
θ
μ
γ
γβθ
θβγθ
  (2.28) 
 
 25 
 
 
Figure 2.7  
2p
z  as a function of β and θ 
For different combinations of VEB1 and VEB6, GB vs. θP is plotted for TSMC 0.35μm 
process with VDD of 2V, Cl,ext of 1.5pF, β of 0.5,  γ of 1 and Q of 
2
1  in Fig. 2.8. If 1≈θ , for 
achieving higher GB, total power consumption in the amplifier will be nearly equal to θP. 
For a fair comparison between a single stage amplifier and a two stage Miller 
compensated amplifier, first we have to optimize the design of the two stage amplifier. For a 
given GB and including the parasitic effects of the 2nd stage only, the total power 
consumption needs to be minimized. From (2.28), the total power consumption as a function 
of the design variables {GB, VEB1, VEB6, θ, γ, β, Q} is given by 
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Figure 2.8  GB vs. Power for a Two Stage Miller Compensated Amplifier 
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The above equation of θP (2.29) is going to be valid for similar requirements on VEB1 and 
VEB6 as in the previous section on the single stage amplifier, (2.10). 
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For the two stage Miller compensated amplifier, the optimized power requirements 
for achieving a given GB is given by 
⎥⎥⎦
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and the corresponding required VEB1 is  
2
2
min,1 2 Q
C
GBLV
p
x
optEB
p β
μ
γ =     (2.32) 
In this case also the second order test for ensuring the minimum power consumption has been 
carried. As pointed out earlier that for achieving higher GB, more power will be pushed into 
the 2nd stage as compared to the 1st stage, i.e. 1≈θ , hence the total power consumption will 
be approximately equal to θP. Plot of θP vs. γVEB1 is shown for different values of VEB6 in 
Fig. 2.9 for β of 0.25 and other parameters as listed for the previous plot of Fig. 2.8. Larger 
values of VEB6 will be preferred for reducing the total power consumption for achieving the 
same GB requirement. Here again the output voltage swing requirement will determine the 
value of VEB6 as compared to the single stage case of previous section where VEB3 is limited 
by such requirements. For optimizing GB, in this simple analysis, we have neglected the 
internal node parasitics in order to develop an insight to the behavior of an amplifier. 
For the other case where GB needs to be maximized w.r.t VEB1 and VEB6 for a given 
power budget, from (2.28) it can be noted that for maximizing GB, VEB6 should be as large as 
possible but it will be limited by the output voltage swing requirements. The maximum GB 
for a given power level and VEB6 is given by 
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Figure 2.9  θP  vs. γVEB1 for Two Stage Miller compensated Amplifier 
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The maximum GB occurs at 
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A
BV optEB ˆ
ˆ
,1 =      (2.35) 
The maximum GB and VEB1,opt expressions are of same functional form as that of single stage 
amplifier. For a two stage Miller compensated amplifier with reversed transistors (that is n-
channel and p-channel transistors are swapped with each other), all the optimization analysis 
will be exactly same with only one change in the subscript from n to p and vice versa. 
2.2.2.3  Gain Enhancement  Techniques 
The two commonly used techniques in a Miller compensated two stage amplifiers for 
gain enhancement are: Telescopic structures and Positive Feedback (or negative 
conductance) structures. In telescopic structures, the 1st stage has a cascoded input stage as 
well as cascoded load stage. Due to the cascoding, the 1st output conductance reduces causing 
the pole to move closer to the imaginary axis and increasing the dc gain. However, in the 
positive feedback structures a negative conductance is generated. This negative conductance 
reduces the output conductance of the 1st stage of a two stage amplifier. The effect of the 
positive feedback is similar to that of a telescopic structure but with added advantage of 
higher achievable dc gain. In both the cases the gain-bandwidth product remains the same 
and is identical to the two stage Miller compensated amplifier. Therefore, these two gain 
enhancement techniques will not be treated separately for the simple two stage Miller 
compensated amplifier. 
2.2.2.4  Power Reduction Technique 
A very simple technique for power reduction is given in [15]. In Yang’s [15] work 
charge pump technique has been implemented to boost the input signal levels of the amplifier 
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in a 750mV power supply range. The amplifier design has been implemented in a standard 
bulk CMOS process of 0.5μm which has power supply rating of 5V and the threshold 
voltages of the transistors are around 0.7V to 0.9V. The main advantage of the charge pump 
technique is to ensure that the transistors are working in saturation region even with a much 
smaller power supply range, such as 750mV. By utilizing such a technique, the current levels 
in the amplifier can nearly be same as that of standard amplifier with larger power supply but 
still saving a significant amount of power consumption. The charge pump implemented 
amplifier techniques find their way into applications where extended battery life is important, 
such as pace makers. This power reduction technique can be implemented with any amplifier 
design. Hence for comparing different optimized amplifier designs, the charge pump 
technique will not provide any additional insight and it will not be included into the amplifier 
optimization design strategy. 
2.2.3  Two Stage Miller and Resistive Compensated Amplifier (Case 3) 
For the amplifier in Fig. 2.10, it is possible to move the right half plane zero to left 
half plane by adjusting the compensating resistance (Rc or 1/gc). This adjustment can cancel 
the 2nd high frequency pole and reduces the system to a single pole system. Introduction of 
the compensating resistance in series with the compensating capacitance will change the 
effective compensation conductance (Gcomp) from sCc to 
11 −+
=
cc
c
comp gsC
sC
G      (2.36) 
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Figure 2.10  Two Stage Miller and Resistive Compensated Amplifier 
The analysis of Miller and resistive compensation will follow on the same tracks as that of 
only Miller compensated two stage amplifier of previous section with only modification of 
sCc to the Gcomp of (2.36). The poles and zero location can be written as 
l
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where  
cm
odoo
gg
gg
5
1+=ψ      (2.38) 
and the DC gain and GB are given by 
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The relationship between the compensation capacitance and the total load capacitance can be 
formulated for an amplifier where 2nd pole is being canceled with the left half plane zero. 
This cancellation will simplify a two stage structure to a single pole system and making it 
inherently stable. This relationship between Cc and Cl is given by 
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and the GB expression of (2.39) reduces to 
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To avoid long settling due to pole-zero cancellation mismatch, 1st pole in feedback (p1f) 
should not be placed beyond the open loop 2nd pole (p2), i.e. 
( ) 2011 1 pApp f ηβ =+=   where  10 ≤≤η   (2.42) 
The Compensating capacitance for this case is given by 
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and the compensating resistance is 
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Hence GB of (2.41) reduces to 
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For this case, the alternate design space is {P, VEB1, VEB6, θ, β, γ, η}. Including the 2nd stage 
parasitic effects only, the GB of (2.45) can be expressed as 
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For different combinations of VEB1 and VEB6, GB vs. θP is plotted for TSMC 0.35μm process 
with VDD of 2V, Cl,ext of 1.5pF, β of 0.25,  γ of 1 and η of 1 in Fig. 2.11. 
 Comparing GB expressions of a two stage Miller compensated amplifier given in 
(2.28) to that of a two stage Miller and Resistive compensated amplifier given in (2.46), it 
can be shown that only Q2 of the two stage structure needs to be replaced by η in the analysis 
of section 2.2.2 for finding the appropriate expressions of the Miller and Resistive 
compensated amplifier provided 1≈θ . For the power optimization case for achieving a 
given GB, a similar plot of θP vs. γVEB1 is shown in Fig. 2.12 for 1=η  and the rest of the 
values same as that of the previous section. 
Similar techniques of gain boosting and power reduction mentioned in the two stage 
Miller compensated amplifier can also be included for the present amplifier. 
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Figure 2.11  GB vs. Power for a Two Stage Miller and Resistive Compensated Amplifier 
 
Figure 2.12  θP vs. γVEB1 for Two Stage Miller and Resistive Compensated Amplifier 
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Table 2.1  Comparison of Power Requirements for the Three Structures 
Case Popt (mW) VEB1,opt (V) 
1 (Sec. 2.2.1) 13 – 17 0.09 
2 (Sec. 2.2.2) 2 – 2.5 0.08 
3 (Sec. 2.2.3) ~ 0.5 0.04 
 
2.3  Results 
A comparative study of three common opamp structures was performed using the 
TSMC 0.35μm process. Table 2.1 summarizes the optimal power requirement for respective 
optimal excess bias conditions for the three structures. The results were derived for β = 1/4, 
GB = 1.3GHz and Cl,ext = 1.5pF. Note that for case 3, the optimized excess bias is too low. 
Such low value of excess bias will cause the transistors to go out of saturation region. To 
avoid that possibility, if the excess bias for the same structure is increased to 0.1V, same GB 
performance can be achieved for power consumption of 0.8mW. Even with this higher 
excess bias, power saving of 3 to 4 times can be achieved as compared to case 2. This power 
saving originates from the fact that for the case 2 amplifier we need to move the 2nd pole far 
away from GB frequency for proper compensation. Similarly, when comparing case 1 with 
case 2 (or case 3), the power saving results from the fact that the gain of the 1st stage of a two 
stage structure is essentially free as it requires very low power. 
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Figure 2.13  βcrit vs. GB  (a) Q = 1/3 (or η = 1/9)  (b) Q = 1/2 (or η = 1/4) 
For given application specifications, if we compare the optimized power requirement 
of case 1 with that of case 2 (or case 3), we can derive a critical value of the loop factor 
(βcrit). If the calculated βcrit is larger than the desired β, i.e., βcrit > βdesired, the designer would 
choose structure of case 2 (or case 3). Conversely, if βcrit < βdesired, case 1 structure would be 
used. Comparing (2.12) and (2.17), βcrit is given by 
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where ζ = Q2 for case 2 or ζ = η for case 3, TSEBV 6  is the excess bias of the load transistor of 
the 2nd stage of a two stage structure and SSEBV 3  is the excess bias of the load transistor of a 
single stage structure. The βcrit is a function of GB, ζ, excess biases and process. Dependence 
of βcrit on GB for Q = 1/3 (or η = 1/9) and Q = 1/2 (or η = 1/4) is shown in Fig. 2.13 (a) and 
(b) respectively. Fig. 2.13 suggests, a two stage structure will be favored over a single stage 
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structure for lower frequency of operation and lower β, whereas a single stage structure will 
be preferred over two stage for higher frequency of operation or higher β. 
2.4  Conclusion 
A comparative study of the tradeoffs between power dissipation and settling time for 
three common amplifier architectures was presented. It was shown that a two stage structure 
gives better overall performance for higher feedback gains and lower frequency of operation, 
whereas the single stage structure performs better for smaller feedback gains or higher 
frequency of operation. From optimized power expressions, a critical value of feedback 
factor was derived. For a given set of specifications, a strategy for choosing the appropriate 
power optimized amplifier structure based on this critical feedback factor was proposed. 
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CHAPTER 3.  A NEW HIGH PRECISION LOW OFFSET DYNAMIC 
COMPARATOR FOR HIGH RESOLUTION HIGH SPEED ADCS 
 
Extended ver. of paper published in Asia Pacific Conference on Circuits and Systems 2006 
Vipul Katyal8, Randall L. Geiger9 and Degang J. Chen12 
 
Abstract 
A new low offset dynamic comparator for high resolution, high speed analog-to-
digital applications has been designed. Inputs are reconfigured from the typical differential 
pair comparator such that near equal current distribution in the input transistors can be 
achieved for a meta-stable point (or trip-point) of the comparator even in presence of non-
idealities. Restricted signal swing clock for the tail current is also used to ensure constant 
currents in the differential pairs. Simulation based sensitivity analysis is performed to 
demonstrate the robustness of the new comparator with respect to stray capacitances, 
common mode voltage errors and timing errors in a TSMC 0.18μm process. Simulations 
show that offset voltage of less than 10mV can be easily achieved with the proposed 
structure, making it favorable for flash and pipeline data conversion applications. 
Keywords—dynamic comparator, offset, ADC, pipeline, flash 
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3.1  Introduction 
In today’s world, where demand for portable battery operated devices is increasing, 
there is a major thrust towards low power methodologies for high resolution and high speed 
applications. This reduction in power can be achieved by moving towards smaller feature 
size processes. However, as we move towards smaller feature size processes, the process 
variations and other non-idealities greatly affect the overall performance of the device in 
question. One such application where low power, high resolution and high speed are required 
is Analog-to-Digital Converters (ADCs) for mobile and portable devices. The performance 
limiting blocks in such ADCs are typically inter-stage gain amplifiers and comparators. In 
the literature one will find that a major emphasis has been placed on the inter-stage gain 
amplifiers but very little effort has been made towards the design of comparators. The 
accuracy of such comparators, which is defined by its offset, along with power consumption 
is of keen interest in achieving overall higher performance of ADCs. In the past, pre-
amplifier based comparators [1-2] have been used for ADC architectures such as flash and 
pipeline. The main drawback of pre-amplifier based comparators is the high constant power 
consumption. To overcome this problem, dynamic comparators [3-10] are often used that 
make a comparison once every clock period and require much less power as compared to the 
pre-amplifier based comparators. However, these dynamic comparators suffer from large 
offsets making them less favorable in flash based ADC architectures. In pipeline ADCs, 
digital correction techniques [11-16] along with adequate over-range protection can tolerate 
such large offsets. 
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Figure 3.1  Resistor Divider (or Lewis-Gray) Dynamic Comparator 
In the literature, a few dynamic comparators can be found, e.g. Resistor divider (or 
Lewis-Gray) Fig. 3.1 [3], Differential pair Fig. 3.2 [4], Capacitive differential pair Fig. 3.3 
[5-6]. However, very little emphasis is placed on actual details of operation of these 
structures [7]. Few authors discuss the impact of non-idealities due to process variations on 
these structures along with experimental results that compare offset values of different 
structures [4], [7]. These experimental offset values vary from 75mV to 300mV. In a 
nutshell, the operation of these dynamic comparators relies on sensing differences between 
the two cross symmetric halves of the circuit or system. These differences can arise from the 
difference in the input voltages or even from the systematic and/or random mismatches 
between the two cross axisymmetric circuits. To achieve a desired comparator decision in 
presence of mismatches, the system requires a different excitation as compared to the case 
where all components are matched. This difference in the input values between the matched  
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Figure 3.2  Differential Pair Dynamic Comparator 
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Figure 3.3  Capacitive Differential Pair Dynamic Comparator 
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case and mismatched case is referred as input referred offset and is one of the key 
characterization parameters of a comparator. To better understand the axis of cross symmetry 
in comparators consider the resistive divider comparator, Fig. 3.1, with ideal components, 
++
= refin VV , 
−−
= refin VV , 
−+
= outout VV with branches n1 and n2 broken, then the sub-circuit 
comprising of transistors M1 through M6 and respective node voltages and branch currents 
will be identical to the sub-circuit consisting of M7 through M12. The power supply nodes 
(VDD and VSS) are actually present in both sub-circuits. The fictitious line that divides the 
whole circuit into the two sub-circuits will be considered as the axis of cross symmetry for 
the circuit. Many times it is easy to visualize the axis of cross symmetry if the circuit has an 
axis of mirror image. For the differential pair structure, Fig. 3.2, odd-numbered transistors 
will be put into one half of the sub-circuit and the even-numbered transistors will be in the 
other half except transistors M5 and M6. Transistors M5 and M6 along with the power supply 
nodes are actually present in both sub-circuits.  
In the resistor divider dynamic comparator structure, Fig. 3.1, the input transistors are 
operating in the triode region as linear resistors which are function of the input voltages. 
Small errors in the inputs and the transistors will cause large changes in the resistor values 
and thus these resistor divider comparators suffer from large offsets and are not favored in 
high speed high accuracy data converter designs [4], [7]. Typically, differential pair structure, 
Fig. 3.2, and capacitive differential pair structure, Fig. 3.3, show nearly similar performance 
but the capacitive differential pair structure requires an additional complementary clock 
signal. The error in the complementary clock signals can also cause offset, hence many times 
the differential pair structure is used. However, the literature is devoid of any information on 
how other non-idealities such as imbalance in parasitic capacitors, common mode (CM) 
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voltage errors or clock timing errors affect these structures. The operation and the effects of 
non-idealities of such dynamic comparators have been investigated in this chapter. A new 
dynamic comparator structure which achieves a low offset has been developed. In the new 
comparator structure, the inputs are reconfigured [8-9] from the typical differential pair 
comparator [4] so that each differential pair branch transistors contributes equal current at the 
meta-stable operating point (or trip point) along with keeping the differential pair’s tail 
current in saturation region. Comparison of the new architecture with respect to typical 
differential pair structure [4] is made as both structures share the same base structure. 
Simulation based sensitivity analysis with respect to different non-idealities has been carried 
out to validate the advantages of the new structure over typical differential pair comparator. 
3.2  Dynamic Comparator Design 
3.2.1  Differential Pair Comparator 
A fully differential typical dynamic comparator is shown in Fig. 3.2 [4]. The 
comparator consists of two cross coupled differential pairs with inverter latch at the top.  
Comparison is made based on the inverter currents, which are related to the inputs, when the 
φclk goes high. Before the clock is enabled the output nodes, +outV  and −outV , are reset to VDD. 
When the φclk goes high, both output nodes start to discharge based on the NMOS currents of 
the inverters, Fig. 3.4 (a). The NMOS currents are functionally related to the excitation 
applied at the inputs of the differential pairs and the tail currents of the differential pairs. Due 
to different NMOS pull down currents, one of the output nodes, for example −outV , will first  
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Figure 3.4  Output node during enable high (a) discharging phase and (b) charging phase 
cross the threshold level of the PMOS of the inverter connected to the corresponding input. 
This will cause the PMOS of that inverter to conduct and the other output, +outV , will climb 
back to the VDD, Fig. 3.4 (b). This in turn will cause the first output, −outV , to get pulled to VSS 
even faster. This effect is basically a positive feedback. A typical time domain output 
transition curve is shown in Fig. 3.5. In Fig. 3.5, the black line represents the discharging 
phase for both the outputs initially. Once the −outV  drops faster than the 
+
outV , the two outputs 
will split as shown in Fig. 3.5. The discharge phase of the output nodes is related to inputs 
and tail current of the differential pairs, whereas, the charging of the output node during 
enable high is related to the PMOS sizing of the inverter. For a faster response of the latch, it 
is desirable to have a stronger PMOS pull-up. For the typical dynamic comparator, the trip 
point can be changed by appropriate input transistor sizing or by different the input reference 
voltages [4], [7].  
Few points are worth noting in regard to the problems present in this structure. The  
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Figure 3.5  Typical time domain transition curve of a dynamic comparator 
first drawback of this comparator is related to the clocking of the tail current. When clock 
signal goes high, the tail current will go into linear region and will be function of the inputs 
of the respective differential pair. If there are any non-idealities or mismatches present (from 
the point of view of cross symmetry), the two inverter tail currents will not be the same and 
will result in a large offset for the comparator. The second problem is related to the inputs of 
a differential pair. A large difference between the two inputs to a differential pair will result 
in the turning off one of the differential pair transistor and all of the tail current will be drawn 
into the other transistor. Hence, in effect comparator will only compare +inV  with 
+
refV  (or 
−
inV  
with −refV ) rather than a comparison between differential Vin with differential Vref. The third 
potential problem is associated with the previous code dependent biased decision. This can 
happen if there is some charge imbalance left from previous decision at one of the nodes of 
the comparator which can affect next decision. 
To overcome the drawbacks of the typical differential pair mentioned above, a new 
dynamic comparator has been proposed in the next sub-section which addresses the above 
listed problems. 
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Figure 3.6  Proposed Dynamic Comparator 
3.2.2  Proposed Comparator 
Proposed dynamic comparator structure is shown in Fig. 3.6. Operation of this 
dynamic comparator is same as the previous case. The decision is made during the period 
when the φclk goes high as in the previous structure. The comparator has a meta-stable point 
when both the inverter currents are same.  
Few modifications have been made in this structure as compared to the typical 
structure. The first modification is related to the tail current clock signal. Instead of using the 
same clock as that for the top switches, which goes from VSS to VDD, a same phase restricted 
voltage swing clock (φclk,B) has been used, i.e. φclk,B high is less than VDD, which can be easily  
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Figure 3.7  Restricted Signal Swing Clock Generator (a) Method 1 (b) Method 2 
generated from the main clock by using desired high voltage of an inverter or by using 
resistor ladder. The restricted swing clock is used to ensure that differential pair tail current 
remains in the saturation region rather than going into linear region. Thus a constant tail 
current is achieved. A current mirroring scheme with switches can also ensure the tail 
transistors of the differential pair remains in saturation region as shown in Fig. 3.7. This is 
very important during the time the comparator is making a decision. The desired current level 
source, the diode connected transistor and the switches Sw1 and Sw2 in the Fig. 3.7 (a) will 
generate the desired restricted clock signal. The design of restricted signal clock can be 
further simplified by using an NMOS transistor as a switch Sw1 and a PMOS transistor as a 
Sw2 switch and thus eliminating the need to generate the complementary clock signal for the 
switch Sw2. While the second method shown in Fig. 3.7 (b) uses only one switch, MSW, and 
there is no need to generate clkφ , the complementary clock signal. The second method will be 
preferred over the first one due to its simplicity in implementation.  
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The second modification is related to the input signals. As pointed out in the typical 
differential pair comparator, one of the input transistors will be turned off if there is a large 
input differential and will result in the comparison of two signals rather than comparison of 
the two differential signals. To address this problem +inV  and 
+
refV  (and 
−
inV  and 
−
refV ) are 
combined in one differential pair as compared to +inV  and 
−
inV  (and 
+
refV  and 
−
refV ) [8-9]. 
Hence, for a case where all the input transistors are of the same size and no imbalance is 
present and the input and reference common modes are same, at the trip point of the 
comparator the transistors M1 and M2, as well as, M3 and M4 will have same current. 
Therefore, all four input transistors will contribute respective currents for making a decision. 
The third possible modification is related to the previous code dependent errors. To 
address this issue, the internal nodes, D1 and D2, can be reset to VDD during the phase when 
the comparator is not making a decision, i.e. when φclk is low [10]. This will ensure all the 
internal nodes are reset before the comparator goes into the decision mode. However, if 
parasitic capacitance imbalance is present between D1 and D2, resetting these nodes to VDD 
can increase the offset. 
3.3  Sensitivity analysis 
To understand how different variables can affect the offset of a comparator, 
sensitivity analysis is required. For this all the variables need to be identified. The main 
variables for a comparator will be widths and lengths, threshold voltages and mobilities of all 
transistors, input and reference CM voltages, clock signals’ high and low voltages along with 
rise and fall timings, different parasitic node capacitances etc. Robustness of comparator will 
be defined by small sensitivity to these variables. Common centroid layout techniques for  
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Figure 3.8  Dynamic Comparator Offset Definition 
matching critical transistors along with the use of dummy transistors will reduce the 
mismatches associated with transistors. Hence, the most important, less studied and 
comparator performance restricting variables will be the parasitic capacitance imbalance 
between cross axisymmetric nodes of the comparator. If the comparator is cross symmetric, 
also with respect to all non-idealities, then the comparator offset will be zero. Clock timing 
errors and CM voltage errors will also contribute to the offset. 
Before we define the sensitivity of a comparator with respect to a variable, we need to 
define the offset of a comparator. The offset of a comparator can be defined by the additional 
differential input signal from the ideal differential input to achieve a desired output as 
described in the introduction section, Fig. 3.8. A dynamic comparator can easily show 
hysteresis effect which is for a region of the input voltages and reference voltages the output 
is also a function of the previous inputs and its decision. In this case we can define two 
values of the offset, offset low and offset high, Fig. 3.9. The offset low value, VOS,Low, is 
defined by the maximum additional differential input voltage over differential reference 
which still results in +outV  to go to VSS, whereas, offset high, VOS,High, value is defined by the 
minimum additional differential input voltage over differential reference needed to make +outV   
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Figure 3.9  Offset definition in presence of hysteresis in a dynamic comparator 
to go to VDD. The region between offset low and high will be treated as an undefined region. 
In average sense, offset can also be defined by the average value of offset low and high. The 
sensitivity of the comparator can then be defined as, 
 
X
V
S OSVXOS Δ
=      (3.1) 
where ΔX is the amount of imbalance in the variable. Therefore, the sensitivity is directly 
proportional to the offset and smaller value of offset will imply lesser sensitivity of the 
comparator to the respective variable. 
3.4  Simulation Results 
The typical structure, Fig. 3.2, and the proposed structure, Fig. 3.6, are designed in 
TSMC 0.18μm process. Key values used for both structures are listed in Table 3.1 and the 
CM voltages for the inputs and the references are assumed to be at 0V. To show the 
combined advantages of input reconfiguration and restricted clock, both the structures are 
simulated (transient) for static offset performance with two different tail current clocks (φclk 
and φclk,B). Transient simulations are carried out with minimum differential step size of 
0.4mV. 
First consider that an additional parasitic capacitance (CP) is present at the negative  
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Table 3.1  Key Values Used for Simulations for Dynamic Comparator Characterization 
Power Supply VDD = 0.9V, VSS = -0.9V 
Input transistor sizing W/L = (6μ / 0.4μ) x 4 
Tail current transistor sizing W/L = (6μ / 0.4μ) x 2 
PMOS: W/L = (0.7μ / 0.35μ) x 4  
Inverter transistor sizing NMOS: W/L = (0.75μ / 0.35μ) x 1 
Rise and Fall time = 10ps 
Pulse width = 5ns; Period = 10ns 
φclk: High = 0.9V; Low = -0.9V 
 
 
Clocks 
φclk,B: High = -0.3V; Low = -0.9V 
Reference +
outV  = 187.5mV; 
−
outV  = -187.5mV 
Switches (PMOS) W/L = 1.5μ / 0.4μ 
 
output node ( −outV ). This error in the capacitance between two cross symmetric nodes can be 
due to small layout or gate capacitance differences. One good example of layout difference is 
different inter-connect routing. Table 3.2 lists the approximate simulated offset voltages for 
two different CP values. For CP of 2fF, the offset is more than 80mV for the typical 
differential pair with tail clock of φclk, whereas it drops to around 30mV for the proposed 
structure with the same tail current clock and further drops to around 1mV with modified 
restricted tail clock (φclk,B). Hence, a factor of at least 80 reduction in offset can be achieved 
when the proposed structure with restricted clock is used as compared to the typical  
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Table 3.2  Comparator Offset Due to Additional Parasitic (CP) at −outV  
Offset Voltages (Low, High) (mV)  
Structure 
CP 
(fF) Tail current clock: φclk Tail current clock: φclk,B 
1 (25, 82) (-205, 221) Typical Diff. 
Pair Structure 2 (85, 154) (-202, 237) 
1 (15.2, 15.6) (-0.8, -0.4) Proposed 
Structure 2 (31.2, 31.6) (-1.0, -0.6) 
 
Table 3.3  Comp. Offset Due to Additional Parasitic (CP) at −outV  with D1 & D2 Reset 
Offset Voltages (Low, High) (mV)  
Structure 
CP 
(fF) Tail current clock: φclk Tail current clock: φclk,B 
1 (19, 20.2) (-25, 32) Typical Diff. 
Pair Structure 2 (40.4, 41.8) (-18, 41) 
1 (8.2, 8.6) (-0.4, 0) Proposed 
Structure 2 (16.4, 16.8) (-0.4, 0) 
 
differential pair structure with tail clock of φclk for output node parasitic imbalance of 2fF 
case. Table 3.3 summarizes the simulated offset values for the case when the additional 
parasitic capacitance is present at the −outV  and the internal nodes D1 and D2 are reset to VDD 
when clock is low. In this case, the proposed structure with φclk,B has offset less than 0.5mV, 
whereas, for the typical differential pair with φclk it can be easily more than 40mV.  This 
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suggests that resetting D1 and D2 to VDD when clock is low can further reduce the offset in 
the proposed structure and make the structure robust to the parasitic imbalance at the output 
node. 
Similar simulations are performed for the case when there is an additional parasitic 
capacitance at the internal node D1. Table 3.4 and Table 3.5 summarize the simulated offset 
values for CP = 2fF and 4fF. For the case where internal nodes D1 and D2 are not reset to 
VDD, the proposed structure with φclk,B has offset less than 1mV, whereas for the typical 
differential structure with φclk ,it is significantly large. If the internal nodes, D1 and D2, are 
pulled to VDD during the phase when clock is low, the typical structure with φclk has around 
38mV offset for CP = 4fF, whereas the offset for the proposed structure with φclk,B is 7mV. In 
this case, parasitic imbalance at the internal node causes more offset if these internal nodes 
are to reset to VDD, making the comparator more sensitive to this kind of imbalance. For a 
comparator with common centroid layout design, this imbalance of the parasitic capacitance 
can be easily reduced. However, the output nodes will have two gate capacitances, three 
diffusion capacitances, interconnect capacitances and the capacitance coming from circuitry 
connected to these nodes. To reduce the capacitive load and the error in it, a cascade of two 
inverters should be used. Still significant capacitance imbalance at the output nodes can be 
present. Therefore, resetting the internal nodes D1 and D2 can help in reducing the overall 
comparator offset. 
Another source of non-ideality can come from the CM voltage errors. Input signal 
CM voltage can differ from reference CM voltage due to previous inter-stage gain amplifier 
in a pipeline ADC or due to mismatches in different components. Table 3.6 summarizes 
offsets due to input CM voltage error. For the typical structure without D1 and D2 reset to  
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Table 3.4  Comp. Offset Due to Additional Parasitic (CP) at D1 Node 
Offset Voltages (Low, High) (mV)  
Structure 
CP 
(fF) Tail current clock: φclk Tail current clock: φclk,B 
2 (-10, 38) (-199, 226) Typical Diff. 
Pair Structure 4 (1, 52) (-196, 229) 
2 (3.8, 4.2) (0, 0.4) Proposed 
Structure 4 (7.6, 8.0) (0.2, 0.6) 
 
Table 3.5  Comp. Offset Due to Additional Parasitic (CP) at D1 Node with D1 & D2 Reset 
Offset Voltages (Low, High) (mV)  
Structure 
CP 
(fF) Tail current clock: φclk Tail current clock: φclk,B 
2 (18.8, 20) (429, >1000) Typical Diff. 
Pair Structure 4 (38.8, 40.2) (>1000, >1000) 
2 (8.4, 8.8) (3.2, 3.6) Proposed 
Structure 4 (16.8, 17.2) (6.4, 6.8) 
 
VDD, the worst offset is expected to be at least twice the CM voltage error as one of the 
transistors in the differential pair is nearly turned off and only comparison of one input value 
to the corresponding reference value is made. Therefore, to reach meta-stable point, the input 
has to compensate for the CM voltage error first. However, for the proposed structure, small 
CM voltage error will cause nearly similar percentage change in the current of M1 and M4 
transistors (and also opposite sign percentage change in M2 and M3 transistor currents).  
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Table 3.6  Comp. Offset Due to Input Common Mode Voltage Errors 
Offset Voltages (Low, High) (mV)  
Structure 
CM errors 
(mV) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
10 (-32, 14) (-11, -9) Typical with 
tail clk φclk -10 (-12, 35) (9, 11) 
10 (-2.2, -1.8) (-1.2, -0.8) Proposed with 
tail clk φclk,B -10 (1.8, 2.2) (0.8, 1.2) 
 
Table 3.7  Comp. Offset Due to Clock Timing Errors 
Offset Voltages (Low, High) (mV)  
Structure 
Delay 
(ps) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
1 (-17, 29) (0, 1.2) Typical with 
tail clk φclk -1 (-26, 19) (-1.2, 0) 
1 (0.6, 1) (0, 0.4) Proposed with 
tail clk φclk,B -1 (-1, -0.6) (-0.4, 0) 
 
As the sum of M1 and M3 transistor currents is compared to that of M2 and M4, the overall 
error will be reduced and will result in smaller offset. The last source of error considered here 
is due to timing error in the clocking scheme. For this it is assumed that the clocks for the 
switches used to reset +outV  and D2 nodes to VDD are delayed or advanced by 1ps. Table 3.7 
lists the offset voltages for this case. From the point of view of CM voltage errors and the 
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timing errors, the proposed structure shows less sensitivity to such errors as compared to the 
typical differential pair and resetting D1 and D2 nodes can further reduce the offset. In both 
cases, simulations show that the offset can be reduced from tens of milli-volt range for 
typical differential pair structure to only milli-volt range. 
Amongst all the errors considered so far, the parasitic imbalance at the output node is 
the most dominating offset of all. To reduce such an error, good layout techniques along with 
buffering the output node is required. In the next set of simulations, an inverter of size 3x as 
that of the dynamic comparator inverter, Table 3.1, is placed at the output of the comparator. 
Typical gate capacitance of the 1x inverter is around 10fF. Hence the overall load 
capacitance of the dynamic comparator will be 40fF plus few drain diffusion capacitances for 
each output node. This change in the load capacitance from about 10fF to about 40fF will 
affect the time it takes the dynamic comparator to make a decision and hence can limit the 
highest clock speed that can be applied. A good analysis of the latch time constant is 
presented in [2]. For Tables 3.2 and 3.3, the capacitor error of 1fF or 2fF was w.r.t. to 10fF, 
where as for a load of 3x inverter it will be w.r.t. 40fF. Even for any practical case, there is 
always a gate capacitance coming from the next stage connected the comparator. This change 
in the percentage of error will also affect the dynamic comparator’s response and its offset. 
Table 3.8 lists the values of offset observed for the dynamic comparator with a load of 3x 
inverter size when an additional parasitic capacitance is present at the −outV  node. For this 
particular setup, the difference between offset low and offset high values is small (less than 
2mV), hence only the average values are listed. As compared to the average values of offset 
presented in Tables 3.2 and 3.3, we have slight increase in the offsets but still the proposed 
structure has nearly 40 times less offset values. The offset values for the proposed  
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Table 3.8  Comp. Offset Due to Additional Parasitic (CP) at −outV  with 3x inverter load 
Offset Voltages (mV)  
Structure 
CP 
(fF) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
1 61 22 Typical with 
tail clk φclk 2 137 45 
1 1.4 0.6 Proposed with 
tail clk φclk,B 2 2.8 1.2 
 
Table 3.9  Comp. Offset Due to Additional Parasitic at −outV  with 3x inv. load & 100Hz clk. 
Offset Voltages (mV)  
Structure 
CP 
(fF) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
1 30 21 Typical with 
tail clk φclk 2 66 44 
1 0.8 0.6 Proposed with 
tail clk φclk,B 2 1.6 1.2 
 
structure are still limited to only few milli-volt range. To better understand the contributors to 
the offset, the same structure is clocked at 100Hz only as opposed to 100MHz. The offset 
values for this case are listed in Table 3.9. For the case where only the output nodes are reset, 
there is 50% reduction in the offset from 100MHz clock to 100Hz clock. For the case where 
output nodes and internal drain nodes of the differential pair are reset to VDD, there is a little  
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Table 3.10  Comp. Offset Due to Additional Parasitic at D1 Node with 3x inverter load 
Offset Voltages (mV)  
Structure 
CP 
(fF) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
2 14 18 Typical with 
tail clk φclk 4 28 38 
2 1.8 3 Proposed with 
tail clk φclk,B 4 3.4 6.2 
 
difference between the 100MHz clock case verses 100Hz clock case. This suggests that 
unsettled internal drain nodes causes large offset in the system especially for the original 
differential pair dynamic comparator structure. 
Similar simulations for the capacitance error at the internal node are carried out with a 
3x inverter load at the output of the dynamic comparator, Table 3.10. In this case a reduction 
in the difference between offset low and offset high was observed. As compared to the 
average offset values from the case where there was no output load present, i.e. Tables 3.4 
and 3.5, the offset values are very similar except for a slight increase in the proposed 
structure without the internal node reset. When the structure was simulated at 100Hz, no 
significant difference in offset values observed for the case of outputs and internal drain 
nodes reset to VDD. Overall, the proposed structure has significantly less offset as compared 
to the typical differential pair structure. 
Tables 3.11 and 3.12 lists the offset value comparison between the typical and 
proposed structures with 3x inverter load at the output for common mode voltage errors and  
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Table 3.11  Comp. Offset Due to Common Mode Voltage Errors with 3x inverter load 
Offset Voltages (mV)  
Structure 
CM 
(mV) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
10 -9 -9 Typical with 
tail clk φclk -10 9 9 
10 -1 -1 Proposed with 
tail clk φclk,B -10 1 1 
 
Table 3.12  Comp. Offset Due to Clock Timing Errors with 3x inverter load 
Offset Voltages (mV)  
Structure 
Delay 
(ps) D1 & D2 not reset to VDD D1 & D2 reset to VDD 
1 -9 -1 Typical with 
tail clk φclk -1 13 1 
1 ~ 0 ~ 0 Proposed with 
tail clk φclk,B -1 ~ 0 ~ 0 
 
clock timing errors, respectively. Simulation environments are similar as that for the Tables 
3.6 and 3.7. Here again the difference between the offset low and high was small. For the 
common mode voltage errors, the offset values are comparable to the average values of the 
offsets from Table 3.6. For the clock timing errors, the offsets are slightly larger than the 
previous case, Table 3.7, for the typical structure but for the proposed structure even lower 
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values of offsets are observed. Here again the proposed structure shows its robustness over 
the typical structure. 
The last set of simulations is carried out to see the effects of the dynamic 
comparator’s transistor sizing. First only the differential pair transistor sizes are varied and 
the offset values are observed, Table 3.13. The 1x differential pair size is listed in the Table 
3.1. The increase in the differential pair size will change the differential pair’s current value 
proportionally and hence will change the discharging current of the output capacitors. In this 
case as the differential pair size is increased, hysteresis affects starts to become more 
prominent. Except for the last case of 4x differential pair, the offset values for the proposed 
structure are less than 1mV, whereas, for the typical structure those values are between 
20mV to 30mV. These offset values are for the case where we have 1fF additional parasitic 
capacitance at the −outV  node, hence for 2fF capacitor error these values will be significantly 
larger. For the 4x differential pair structure, typical differential pair structure shows very 
large hysteresis window (-160mV to 610mV), but the proposed structure has the offset 
hysteresis window of ±12mV. When the dynamic comparator’s inverter size is also varied 
along with the differential pair, Table 3.14, a reduction in the offset values is observed for 
both the cases w.r.t. the data in Table 3.13. In this case the load inverters were kept same, i.e. 
original 3x inverter size. The increase in the dynamic comparator’s inverter sizing will cause 
nominal load capacitance to increase. This increase in load capacitance causes an increase in 
the offset voltage. The same observation was made between Tables 3.2 and 3.8 as well as 
Tables 3.3 and 3.9. 
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Table 3.13  Comp. Offset Due to Additional Parasitic of 1fF at −outV  with 3x inverter load for 
different differential pair sizing 
Offset Voltages (Low, High) (mV) Differential 
Pair Size Typcial with tail clk. φclk Proposed with tail clk. φclk,B 
0.5x (18, 20) (0.8, 0.8) 
1x (21, 23) (0.6, 0.6) 
2x (18, 28) (0.4, 0.6) 
4x (-160, 610) (-12, 12) 
 
Table 3.14  Comp. Offset Due to Additional Parasitic of 1fF at −outV  with 3x inverter load for 
different comparator sizing 
Offset Voltages (Low, High) (mV) Dynamic 
Comp. Size Typcial with tail clk. φclk Proposed with tail clk. φclk,B 
1x (21, 23) (0.6, 0.6) 
2x (8, 18) (0.3, 0.5) 
4x (62, 64) (1.6, 1.6) 
 
In summary, output load capacitance plays a significant role in determining the offset and its 
hysteresis window (offset low and offset high values). Relative strengths of the differential 
pair and the dynamic comparator’s PMOS plays a role in defining the latch up time and 
offset for the structure. Simulations shows that the proposed modifications suggest that the 
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dynamic comparator offset can easily be reduced to few milli-volt range from tens of milli-
volt for typical differential pair structure. 
3.5  Conclusions 
A new dynamic comparator was proposed for high speed high resolution ADC 
application.  In the new design, inputs were reconfigured from the typical structure along 
with the use of restricted clock for the tail current. Simulation based sensitivity analysis was 
carried out with respect to imbalance in parasitic capacitances, CM voltage errors and timing 
errors. The proposed structure shows significantly lower sensitivity to the errors as compared 
to the typical structure. Output load capacitance, input differential pair strength and dynamic 
comparator’s inverter’s pull up strength play a key role in determining the offset of the 
structure. Reset of the input transistor drain nodes and use of buffers at the output nodes can 
further reduce the offset. The modifications made to the typical differential pair dynamic 
comparator can easily reduce the overall offset to only few milli-volts as compared to 
hundreds of milli-volts. 
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CHAPTER 4.  KT/C CONSTRAINT OPTIMIZATION OF POWER IN 
PIPELINE ADCS  
 
Extended ver. of paper published in International Symposium on Circuits and Systems 2005 
Yu Lin10, Vipul Katyal11, Randall L. Geiger12 and Mark Schlarmann13 
 
Abstract 
This chapter presents a method to optimize the power consumption of a pipeline ADC 
with kT/C noise constraint. The total power dependence on capacitor scaling and stage 
resolution is investigated. With eight different capacitor scaling functions, near-optimal 
solution can be obtained. For 12-bit pipeline ADC, the power decreases with effective 
number of bits per stage. This method can be easily extended to other resolution pipeline 
ADCs. 
4.1  Introduction 
Reducing power dissipation is very important for portable battery powered devices 
such as digital cameras, cell phones, laptop PCs, etc. The analog to digital data converter 
(ADC) is one of the most commonly used building blocks of analog and mixed signal circuits 
                                                 
10 Graduated student, primary researcher and author, Dept. of Electrical and Computer Engineering, Iowa State 
University. Presently at Broadcom Corportation, Irvine, CA. 
11 Graduate student, primary researcher and author, Dept. of Electrical and Computer Engineering, Iowa State 
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12 Thesis co-advisor, Dept. of Electrical and Computer Engineering, Iowa State University. 
13 Graduated student, author, Dept. of Electrical and Computer Engineering, Iowa State University. Presently at 
Freescale Semiconductor Inc, Chandler, AZ. 
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used in such devices. Video-rate applications require a high resolution, high speed ADCs. 
The pipeline ADC [1-5] is very attractive from both aspects. 
The design of an ADC involves many issues related to specific requirements such as 
integral nonlinearity (INL), signal to noise ratio (SNR), voltage supply, data conversion 
range, etc. Lewis [1] examined the stage resolution effects on area and power assuming that 
power ratio between the sample and hold amplifier (SHA) and comparator is constant, which 
does not hold for different comparator and multiplying digital-to-analog converter (MDAC) 
architectures. The author concluded that minimizing the stage resolution minimizes the 
power dissipation. As suggested by Cline [2], low resolution pipelines favor low resolution 
per stage and slow capacitor scaling, which is defined as the capacitance ratio of the previous 
stage and the following stage, and high resolution pipelines favor high resolution per stage 
and rapid capacitor scaling. However, the approximation of linear relationship between the 
total capacitance and the total power is crude. Goes [6] gave a few design examples and 
concluded that the conventional wisdom of the use of the lowest possible stage resolution 
only applied to ADC with less than 10 bit resolution. Later on, Kwok [7] investigated the 
optimal stage resolution dependency of the power ratio of SHA to comparator for ADC to 
optimize power. It was suggested that for power ratio of SHA and comparator less than 20, 
the optimal resolution is around 2 bit per stage (bps) with one bit redundancy. If the ratio is 
from 20 ~ 100, the optimal resolution stage will be 3 bps with one bit redundancy. For the 
same power ratio, high resolution pipeline ADCs favor low resolution per stage, which 
conflicts with the conclusion drawn by Cline [2]. Kwok also scaled the stage resolution to 
optimize the power. If the resolution of the ADC changes, the optimal combination of stage 
resolutions may change, which indicate that the results may not be applicable to different  
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Figure 4.1  Basic Pipeline Data Converter Architecture 
resolution ADCs. 
In this chapter, the strategy for power optimization with kT/C constraint will be 
developed. For a given total number of pipeline ADC bits, eight different capacitor scaling 
schemes are investigated. For each scheme, optimized power will be found with respect to 
effective number of bps. 
4.2  Power Optimization 
4.2.1  Power Consumption Sources 
The block diagram of an h-stage m-bit/stage pipeline ADC is shown in Fig. 4.1. The 
individual stage is shown in Fig. 4.2. Each stage consists of a sample and hold circuit (S/H), 
an m-bit sub-ADC, an m-bit DAC and a switch capacitor amplifier. The blocks contained 
within the dashed rectangle are implemented with a single switch capacitor circuit [2], [4] 
referred to as MDAC. 
Each individual stage produces an m-bit binary code including one bit of redundancy. 
Therefore, the effective number of bits per stage is m-1 and the amplifier gain of the stage  
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Figure 4.2  kth Stage of Basic Pipeline Data Converter 
corresponds to this effective number of bits, i.e. for kth stage the gain is given by Ak = 2m-1 . 
After the digital correction, the final resolution of the pipeline ADC will be n=h(m-1)+1. 
For better performance of ADC, higher power consumption is required in the front 
end S/H. In a pipeline architecture, the first MDAC block can perform the function of a S/H 
and effectively reduce the overall power dissipation [3], [5], [8-10]. 
Without this front-end S/H, the sampling function and quantization function, i.e. 
MDAC and sub-ADC respectively, will be the dominant power contributor blocks for a high 
speed and high resolution pipeline ADC [4]. The bias circuits, calibration circuits and other 
auxiliary circuits also contribute to the overall power but their contribution is small compared 
to the pipeline stages. Further, quantization function block power dissipation can be reduced 
by using dynamic comparator14 along with redundancy and digital correction [5], [11],  
                                                 
14 Chapter 3 for dynamic comparator design 
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eliminating the need to include it in the following analysis. Under these conditions, the 
sampling function block will be the bottleneck in the power minimization problem. The 
sampling function is mainly limited by the kT/C noise [4], which is related to the capacitor 
load and settling requirement of the amplifier15, i.e., function of capacitor scaling and stage 
resolution [2]. 
4.2.2  Power Analysis of Pipeline Stages 
As mentioned in Section 4.2.1, capacitor scaling plays important role in overall power 
consumption. If the capacitors are not scaled from one stage to the next, the power of each 
stage will be the same and hence the total power will be large. Also, for large scaling factor, 
the total power consumption will be large [2]. Therefore, for optimized power, optimal 
scaling factor and optimal stage resolution have to be determined. 
To simplify the problem and to get better in depth insight into the power 
optimization, stage resolution will not be scaled. For the MDAC, which consists of switch 
capacitor amplifier16, Fig. 4.3, neglecting the DAC input will not change the analysis. The φ1 
and φ2 are non-overlapping clock phases with φ1A as an advanced version of φ1. The φ1 phase 
is the sampling phase and the φ2 phase is the amplification phase. During the phase φ2, the 
feedback factor of the kth stage switch capacitor amplifier of Fig. 4.3 is given by 
fkuk
fk
k CC
C
+
=β      (4.1) 
 
                                                 
15 Chapter 2 and Appendix for amplifier power optimization for a given GB (or settling performance) 
16 Chapter 5 for over range protection requirement analysis for Switch Capacitor Amplifiers 
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Figure 4.3  kth Stage MDAC (Flip-Around Switched Cap. Amp.) of a Pipeline ADC 
For the switch capacitor amplifier during phase φ2, the input referred RMS sampling noise 
voltage is given by 
xk
krms C
kTV =,       (4.2) 
where Cxk is defined as the sampling capacitor for the kth stage and is given by 
fkukxk CCC +=      (4.3) 
Consider a simple model of kth stage op-amp, Fig. 4.4, modeled with a trans-
conductance gain of gmk and an output conductance of gok during φ2 phase. The load Cx,k+1 
represents the input capacitance to the next stage during its φ1 phase. The capacitor Cuk will 
be connected to the DAC output. For a multi-bit per stage architectures, Cuk may be 
comprised of several capacitors in parallel, each connected to different DAC outputs. 
The DC gain (A0) and the Gain Bandwidth product (GB) of the kth amplifier are given 
by 
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Figure 4.4  kth Stage Operational Amplifier during Phase φ2 
ok
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   (4.4) 
The magnitude of the closed loop pole is given by 
kkCL GBp k β=       (4.5) 
It can be shown that the time required to settle to 
4
1 th LSB at the kth stage is given by 
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where mi is the effective number of bits per stage. 
Assume now that the sampling noise contribution of stage k, referred back to the 
input, is given by 
1
,
x
kkrmseq C
kTV λ=      (4.7) 
 74 
 
where λk relates the input referred kT/C noise of kth stage to that of the total capacitance of 
the first stage and hence λ1 = 1. Since each of these noise sources is uncorrelated, it follows 
that the input referred RMS noise voltage due to all h stages is given by 
∑
=
=
h
k
k
x
nrms C
kTV
1
2
1
λ      (4.8) 
For acceptable noise budget of x bit below the ADC resolution, i.e. 
x
LSB
nrms
VV
2
=  with n
REF
LSB
VV
2
=     (4.9) 
where VREF is the reference voltage of the ADC. The total 1st stage capacitance from (4.8) 
and (4.9) is given by 
∑
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1
2 λ      (4.10) 
For k > 1, the noise of kth stage referred back to the input of the pipeline is given by 
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It follows from (4.2), (4.7), and (4.11) that 
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This can be solved for Cxk  to obtain 
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The trans-conductance gain of the amplifier is given by 
EB
Q
m V
I
g
2θ=       (4.14) 
where IQ is the total quiescent current of the amplifier, VEB is its excess bias of the input 
device, and θ is an architecture-dependent power efficiency penalty factor for the amplifier. 
It can be assumed that θ is independent of the port electrical variables of the amplifier, 
and 1≤θ . For a single-stage single-ended amplifier 1=θ . From (4.4), (4.6) and (4.14), the 
quiescent current of stage k is given by 
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The total power dissipation in the ADC is given by 
∑
=
=
h
k
QkDD IVP
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      (4.16) 
Consider the special case where all stages are identical (mk = m, βk = β, θk = θ, VEBk = VEB 
and tsk = ts, ∀ k). This case will be used as a baseline for comparison. It follows from (4.12) 
that 
( )122
1
2 −
= km
k
x
xk
CC λ      (4.17) 
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With m2
1
=β , (4.17) can be substituted into (4.15) to obtain the total power consumption of 
the pipeline ADC 
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The total power consumption can be normalized w.r.t. ( ) x
REFs
EBDD
Vt
kTVV 2
2 22
2ln
θ
 as it is independent 
of n, m and λ variables. Thus, the normalized power expression is given by 
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4.3  Results 
From (4.19), the optimization of the power for a given pipeline ADC involves 
determining m and λk variables for given values of n and x. Therefore, the total number of 
variable will be h+1. In order to reduce the design variables, we examined eight different 
capacitor scaling functions. The eight different capacitor scaling functions examined here 
are: 
1. Equal stage noise (λk =1) 
( )∑
=
−
+ ⎟⎠
⎞⎜⎝
⎛ −+
=
h
k
mk
mn
NORM
kmnhP
1
12
2
2
22     (4.20) 
2. Noise Dominated by 1st stage (λ1 =1, λk =0.1) 
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3. First stage provides approximately half of the noise ( 1
2
2
1
−
= kkλ ) 
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4. First stage provides more gain with ( )1
2
2
1
−
= kzkλ , where z is a constant 
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5. First stage provides more gain with ( )1
2
2
1
−
= kzmkλ , where z is constant 
( )
( )( ) ⎥⎦
⎤⎢⎣
⎡
⎭⎬
⎫
⎩⎨
⎧
−+
−+⎟⎠
⎞⎜⎝
⎛
= ∑∑
=
−
=
−
+
h
k
zmmkzm
km
h
k
kzm
mn
NORM
kmnP
1
1
2
1
1
2 1222
2
2
2
12   (4.24) 
6. First stage provides more gain with 
1-k
2
2
1
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=λ , where z is constant 
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7. First stage provides more gain with 
1-k
2
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8. First stage provides more gain with 2 1
2
−
= kk zλλ , where z is constant 
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Table 4.1  Normalized Power and Capacitance Requirements of Pipeline ADC for Different 
Capacitor Scaling and Effective Number of Bits per Stage 
Normalized Overall Power and Capacitance Requirements Effective 
bits/stage Case 4 with z = 1.414 Case 5 with z = 0.707 Case 8 with z = 0.38
m Power Cap. Power Cap. Power Cap. 
2 31.463 1.915 31.463 1.915 31.449 1.925 
3 21.497 1.637 21.251 1.389 21.557 1.647 
4 16.843 1.532 16.302 1.194 16.902 1.540 
 
For 12-bit ADC, numerical computation showed that case 4 with 2=z , case 5 with 
2
1
=z , and case 8 with 38.0=z  have the best power performances as shown in Table 4.1. 
The other cases have poorer performance, and are not shown here. From the results, it was 
observed that when m increases and the noise is geometrically accumulated from each stage, 
the total power dissipation decreases. 
The optimal value of m is also going to be a function of ADC specifications. If the 
data conversion range is very small, then the offset of dynamic comparator will cause 
problems with the over-range protection of the ADC. To overcome this problem we have to 
use a static comparator and then the power consumption of the comparator can not be 
ignored. A typical dynamic comparator offset is approximately 10mV ~ 20mV at speed of 
about 20 Msamples/s [12]. If a 2V pipeline ADC implemented in a 0.35μm process has a 
maximum signal swing of only 1V, it may be more reasonable to have 2 effective bits/stages 
instead of 4 to ensure adequate room for over-range protection. 
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4.4  Conclusions 
A method to optimize the power with kT/C noise constraint was proposed. Eight 
different scaling schemes were investigated to achieve near optimal solution. It was shown 
that for a 12-bit ADC, the total power decreases with the stage resolution and geometric 
noise accumulation from each stage provided comparator power consumption is neglected. 
Although, the computation was done for a 12-bit ADC, the method can be easily extended to 
other resolution pipeline ADCs. 
In this chapter, only capacitor scaling was considered. Further study is needed to 
incorporate stage resolution scaling into the present capacitor scaling scheme for better 
understanding of the power optimized solution of a pipeline ADC. 
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CHAPTER 5.  STAITISCAL MODELING OF OVER-RANGE 
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Abstract 
Over-range protection requirements for switched capacitor inter-stage amplifiers in 
pipelined analog to digital converters are investigated in this chapter. Two popular inter-stage 
amplifier architectures, charge-redistribution and flip-around, are considered. Closed form 
expressions for the three sigma variation of the output trip point voltage levels of the 
amplifier transfer curve are given for both architectures. These expressions can be used to 
determine the level of over-range protection required and assist in allocation of error budgets 
to different pipeline blocks. 
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Figure 5.1  Errors in a Single Transfer Curve (a) Amplifier Offset or Sub-DAC Errors (b) 
Stage Gain Errors (c) Comparator Offset Errors 
5.1  Introduction 
The design of high speed, high accuracy Analog-to-Digital converters (ADCs) is of 
growing interest to the semiconductor industry. The common choice for such ADCs is a 
pipeline structure. Process variations and limitations introduce gain errors, sub-DAC 
(Digital-to-Analog) errors, and offset errors in the residue transfer characteristics of the 
amplifier and these errors can cause the actual output range of the amplifier to become 
unacceptably large [1-4]. Few of such commonly encountered error effects are shown in Fig. 
5.1 [5-7]. These errors create what is generally termed an over-range problem. Over-range 
protection circuits are invariably used to ensure that these errors do not unacceptably degrade 
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the performance of the pipelined ADC. Errors introduced by the finite operational amplifier 
gain can be reduced by using a positive feedback amplifier [8] or by using correlated double 
sampling [9] and hence will be ignored in following analysis. Amplifier offset errors can be 
reduced by using auto-zeroing techniques [10-11], whereas, the comparator offset errors are 
typically handled by using redundancy techniques [3], [5-6], [12-13]. Calibration techniques 
in the sub-DAC can minimize its error contribution in the overall pipeline [14]. Collectively, 
analog calibration techniques [15-16] and digital calibration techniques [1], [3], [5], [7], [17-
22] are used to compensate for the non-idealities introduced by the error terms mentioned 
earlier. 
The sub-DAC and the inter-stage gain amplifier in a pipelined ADC stage are often 
combined into a single switched-capacitor gain block that functions as a Multiplying Digital 
to Analog Converter (MDAC). Two commonly used MDAC architectures, one that we term 
a charge-redistribution (CR) structure [20] and one that is often termed a flip-around (FA) 
structure, are quite popular [2-3], [5], [7], [12], [16-17], [22-23]. In this chapter, over-range 
protection for these two MDAC structures is discussed. In particular, closed form expressions 
for the thee sigma (3σ) variation of the output over-range protection voltage at the 
discontinuities in the residue amplifier transfer characteristics (often termed trip points) are 
given as a function of several critical random variables; the closed loop gain, amplifier and 
comparator offsets, and sub-DAC output voltages. 
It will be shown that for the FA structure, the over-range protection requirements 
change from one trip point to another. This is due to the dependence of the output trip point 
voltage level variation on the input voltage level. In contrast, the over-range protection 
requirements for the CR architecture are independent of the input voltage level. From the  
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Figure 5.2  Pipeline ADC Single Stage Residue Transfer 
point of view of total power consumption and input referred noise, the FA is favored over the  
CR architecture [23]. Regardless of which architecture is ultimately used, the closed form 
expressions will facilitate error budget allocation for both architectures. 
5.2  Output Voltage Variation 
For a pipeline ADC with input and output range of 2Vref, the residue transfer 
characteristics of a single stage is shown in Fig. 5.2. The circles around the comparator trip 
point depict the possible variation of the output voltage from its nominal value due to the 
process variations. The circles are representations of the movement of the output voltage at 
the discontinuities of the transfer characteristics in the neighborhood of its nominal value but 
these regions are not necessarily circular in nature. For proper operation of the pipeline, the 
total output voltage deviation from its nominal value should be less, in a statistical sense (i.e. 
3σ variations), than the available over-range protection otherwise it will cause non-
recoverable errors to occur in the data converter system. 
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Figure 5.3  Charge-Redistribution Switched Capacitor Amplifier (MDAC) 
5.2.1  Charge-Redistribution Switched Capacitor Amplifier (CR-SC Amp) 
For the switched capacitor (SC) amplifier shown in Fig. 5.3, where Φ1 and Φ2 are the 
complimentary non-overlapping clocks and Φ1A is the advanced version of Φ1, the output 
voltage at the end of phase Φ2 is 
[ ] OSCMSHIFTINOUT VVVVmV ++−=    (5.1)  
where VIN is the input of the SC amplifier, VCM is the amplifier common mode output 
voltage, VOS is the amplifier offset which is modeled as a Gaussian random process with zero 
mean and 
OSAmp
σ  as standard deviation, VSHIFT is the output of a sub-DAC and m is the gain 
of the SC amplifier given by 
2
1
C
Cm =      (5.2) 
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Due to process variations, m, VIN and VSHIFT can be expressed as combination of nominal and 
random components, i.e. 
rSHIFTnSHIFTSHIFT
rINnININ
rn
VVV
VVV
mmm
,,
,,
+=
+=
+=
    (5.3) 
where the ‘n’ terms in (5.3) represent nominal values and the ‘r’ terms are the random 
components of the respective parameter. The random components are modeled as Gaussian 
random processes with zero mean, i.e. 
( )
( )
( )2,
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,0~
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VrSHIFT
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NV
NV
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σ
σ
σ
     (5.4) 
where the sigmas (σ ) are the standard deviations of the respective random processes. From 
(5.1) and (5.3), the output voltage can also be expressed in terms of nominal and its random 
components as 
rOUTnOUTOUT VVV ,, +=      (5.5) 
where 
[ ]
[ ] [ ] OSnSHIFTnINrrSHIFTrINnrOUT
CMnSHIFTnINnnOUT
VVVmVVmV
VVVmV
+−+−≅
+−=
,,,,,
,,,   (5.6) 
In (5.6) the product of two random terms, which will be significantly small valued, has been 
neglected. Here VOUT is modeled as linear combination of the Gaussian random processes of 
VIN, VSHIFT, VOS and m resulting in a Gaussian random process with mean VOUT,n and the 
variance given by 
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( ) ( ) 222,,2222 OSSHIFTINOUT AmpmnSHIFTnINVVnV VVm σσσσσ +−++=   (5.7) 
In a similar way, the capacitors can be modeled as a combination of a nominal component 
and random component, 
rinii CCC ,, +=        ∀  2,1=i     (5.8) 
Hence, the nominal and random components of the slope m can be expressed as 
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and the variance of the slope as 
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where 
ni
ri
C
C
,
,
σ  (for i = 1,2) is the normalized standard deviation for each capacitor. Since both 
the capacitors are made from the same material, their normalized standard deviation will be 
the same and it has been represented as Cσ . From (5.6), (5.7) and (5.10), the output variance 
reduces to 
( ) ( ) 222,2222 2 OSSHIFTINOUT AmpCCMnOUTVVnV VVm σσσσσ +−++=   (5.11) 
The errors present in VSHIFT can be minimized by using calibration techniques in the sub-
DAC [14]. If the VSHIFT errors are minimized, (5.11) reduces to 
( ) 222,222 2 OSINOUT AmpCCMnOUTVnV VVm σσσσ +−+=   (5.12) 
 88 
 
VOUT
C1Φ1 AV+
-
VIN
VOS
VCM
Φ2
VSHIFT
C2
Φ1A
VCM
Φ2
Φ1A
VCM
 
Figure 5.4  Modified Charge-Redistribution Switched Capacitor Amplifier (MDAC) 
The maximum deviation of the output voltage from its nominal value will occur at the 
comparator trip point (TP) and at the trip point the errors present in VIN are primarily caused 
by the comparator offset. Hence, the variance of the output voltage at trip point can be 
expressed as 
( ) 222,,222 2, OSOSTPOUT AmpCCMnTPOUTCompnV VVm σσσσ +−+=    (5.13) 
where 
OSComp
σ  is the comparator offset’s standard deviation and VOUT,TP,n is the nominal 
output voltage at the comparator trip point. From (5.14), it can be noted that the output 
voltage variation, or the over-range requirement, is a function of amplifier and comparator 
offsets and function of the capacitor accuracy, but it is independent of the comparator trip 
point location. 
For faster amplifier settling performance, Fig. 5.3 can be modified to the one shown 
in Fig. 5.4. For this structure, the variance of the output at the trip point is given by 
( ) ( ) ( ) 2222,,2222 12, OSSHIFTOSTPOUT AmpnCCMnTPOUTVCompnV mVVm σσσσσ ++−++=  (5.14) 
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Figure 5.5  Flip-Around Switched Capacitor Amplifier (MDAC) 
5.2.2  Flip-Around Switched Capacitor Amplifier (FA-SC Amp) 
For a flip around SC amplifier of Fig. 5.5, the output voltage at the end of the phase 
Φ2 is given by  
( ) SHIFTINOUT mVVmV −+= 1      (5.15) 
where m is defined as in (5.2) and the gain of the FA-SC amplifier is (1+m). Again 
considering m, VIN, VSHIFT as the Gaussian random processes as described in the previous 
section of CR-SC amplifier, the nominal and random parts of the output voltage are given by 
( )
( ) ( )nSHIFTnINrnSHIFTnrINnrOUT
nSHIFTnnINnnOUT
VVmVmVmV
VmVmV
,,,,,
,,,
1
1
−+−+≅
−+=
  (5.16) 
and the variance of the output voltage is 
( ) ( ) 22,,22222 1 mnSHIFTnINVnVnV VVmm SHIFTINOUT σσσσ −+++=   (5.17) 
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Figure 5.6  Modified Flip-Around Switched Capacitor Amplifier (MDAC) 
In this case of FA-SC amplifier also the maximum deviation of the output voltage from its 
nominal value will occur at the comparator trip point. If the sub-DAC is calibrated, the 
variance of the output voltage at the trip point will be 
( ) ( ) 22,,,,222 21, CnTPCompnTPOUTCompnV VVm OSTPOUT σσσ −++=   (5.18) 
where VComp,TP,n is the nominal comparator trip point voltage level. From (5.18), it can be 
noted that the output voltage at the trip point variation, or the over-range requirement, is a 
function of the comparator offset, capacitor accuracy and the comparator trip point, but it is 
independent of the amplifier offset. In the previous case of CR-SC amplifier output voltage 
variation was independent of the comparator trip point but dependent on the amplifier offset. 
For faster amplifier settling performance, a similar modification as that of the 
previous section on modified CR-SC amplifier (Fig. 5.4) can be made, Fig. 5.6, and the 
variance of the output voltage at the comparator trip point is given by 
( ) [ ] ( ) 22,,,,2222 21, CnTPCompnTPOUTAmpCompnV VVm OSOSTPOUT σσσσ −+++=   (5.19) 
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Figure 5.7  Single Stage Pipeline ADC Transfer Curve 
(a) 4 Comparators/stage  (b) 6 Comparators/stage 
5.3  Results 
Two scenarios are considered for evaluating the effects of process variation on the 
output voltage at the comparator trip point. In the first case the effect of comparator offset 
has been ignored, whereas, in the second case its contribution is taken into account. Both 
cases are studied for switch capacitor amplifier with a closed loop gain of 4 and 4 or 6 
comparators per stage in a pipeline data converter. Typical transfer curves with 4 and 6 
comparator per stage are shown in Fig. 5.7 for a reference voltage of ±1V. For a 4 
comparators per stage structure, VOUT,TP,n = ±0.8V, VComp,TP,n = {±0.2V, ±0.6V} and the 
available over-range is assumed to be 0.2V, whereas, for a 6 comparators per stage structure,  
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Figure 5.8  
TPOUTV ,
3σ vs. 
OSAmp
σ  for a CR-SC Amplifier (a) Cσ  = 0.01 (b) Cσ  = 0.1 
VOUT,TP,n = ±0.5V, VComp,TP,n = {±0.125V, ±0.375V, ±0.625V} and the available over-range is 
assumed to be 0.5V. In both cases the VCM = 0V. 
For the CR-SC amp of Fig. 5.3, the standard deviation of the output voltage at all 
transition points is the same. Neglecting the comparator offset contribution term in (5.13), a 
plot of the 3σ  value of the output voltage at the 4 or 6 transition points (i.e. 99.87% of output 
voltages lies with in the 3σ range around its nominal value) vs. amplifier offset standard 
deviation at the comparator trip point is plotted in Fig. 5.8 for two different values of Cσ . A 
corresponding plot of the 3σ values of the output voltage at the transition points vs. 
comparator offset’s standard deviation for (5.13) is shown in Fig. 5.9 for a fixed 10mV of 
amplifier offset standard deviation. In both cases, with or without comparator offset, the 6 
comparators per stage pipeline structure has a sufficiently lower output voltage variation and 
higher tolerance to the process variations as compared to that of the 4 comparators per stage  
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Figure 5.9  
TPOUTV ,
3σ vs. 
OSComp
σ  for a CR-SC Amplifier with 
OSAmp
σ  = 10mV 
(a) σC = 0.01  (b) σC = 0.1 
pipeline even though for practical applications with Cσ  = 0.01, there is not much difference 
between the 4 and 6 comparators per stage structures. If offset cancellation techniques are not 
used, the comparator offset contribution will dominate the overall 3σ variation of the output 
voltage at the transition points. 
Similar results have been obtained for the FA-SC amp of Fig. 5.5. If the comparator 
offset error term is neglected in (5.18), the 3σ output voltage at the transition points will be 
directly proportional to Cσ  as well as a function of comparator TP value, hence a worst case 
output voltage plot of 
TPOUTV ,
3σ  vs. Cσ  is shown in Fig. 5.10 which occurs at the upper 
transition point of the first comparator and at the bottom transition point of the last 
comparator. A plot of worst case 3σ output voltage vs. comparator offset’s standard  
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Figure 5.10  
WorstTPOUTV ,,
3σ  vs. Cσ  for a FA-SC Amplifier 
deviation is shown in Fig. 5.11 for (5.18). In this case also, the 6 comparators per stage 
pipeline structure has a sufficiently lower output voltage variation and higher tolerance to the 
process variations as compared to that of the 4 comparators per stage pipeline. Again, if 
offset cancellation techniques are not used, the comparator offset term dominates the overall 
output voltage deviation for the FA-SC amp. 
Table 5.1 summarizes the comparison between the CR-SC and FA-SC structures for 
Cσ  = 0.01 and OSAmpσ  = 10 mV without offset cancellation techniques. For both the 
structures, 
maxOSComp
σ  is the maximum tolerable comparator offset’s standard deviation for 
the allowed over-range protection. Table 5.1 confirms the well known concepts that over-
range protection of the 6 comparator per stage structure is substantially larger than that of the 
4 comparator structure and that the offset contribution dominates the over-range protection 
requirements for a typical process. The small differences in the variance suggest that there is  
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Figure 5.11  
WorstTPOUTV ,,
3σ  vs. 
OSComp
σ  for a FA-SC Amp. (a) Cσ  = 0.01 (b) Cσ  = 0.1 
Table 5.1  Comparison Between CR-SC and FA-SC Structures Without Offset Cancellation 
Techniques 
maxOSComp
σ  (mV) Case Maximum allowed 
over-range protection 
CR-SC FA-SC 
4 comparators/stage 0.2 V 16.23 15.91 
6 comparators/stage 0.5 V 41.55 41.47 
 
little difference in over-range performance between the CR-SC and the FA-SC structures. 
The main disadvantage of using higher number of comparators is the reduction in the output 
voltage swing and hence it is necessary to have a control on the error budget to ensure 
maximum performance from the system. 
 96 
 
Table 5.2  Comparison Between CR-SC and FA-SC Structures with Offset Cancellation 
Techniques 
Maximum output voltage deviation (mV) Case 
CR-SC FA-SC 
4 comparators/stage 34 59 
6 comparators/stage 21 48 
 
However, if offset cancellation techniques are used for both the amplifier and the 
comparators, substantially different conclusions can be drawn. With Cσ  = 0.01, the worst 
case output voltage 3σ  variations for the CR-SC amplifier are 34mV and 21mV for the 4 and 
6 comparators per stage structures respectively, whereas for the FA-SC amplifier, the 
corresponding values are 59mV and 48mV, as indicated in Table 5.2. The worst case output 
voltage 3σ variation values suggest that the CR-SC amplifier is substantially better than the 
FA-SC amplifier and there is little justification to go beyond a 4 comparators per stage 
structure. For high resolution levels, the 
C
KT  noise and power benefits of FA-SC structure 
may over shadow the over-range protection advantages of the CR-SC structure [23]. 
5.4  Conclusion 
For the inter-stage amplifiers in pipeline ADCs, closed form expressions of the three 
sigma variation in the over-range voltage levels have been derived. The closed form 
expressions will facilitate in the error budget allocation for the over-range protection while 
designing a pipeline ADC. If no offset cancellation techniques are used, offsets dominate the 
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over-range protection requirements and the 6 comparators per stage structure may be 
required to provide adequate over-range protection. Without offset cancellation techniques, 
little difference was found between the charge-redistribution switch capacitor MDAC (CR-
SC) and the flip-around switch capacitor MDAC (FA-SC) structures. However, if offset 
cancellation techniques are used, the CR-SC amplifier was substantially better and there is 
little justification for going beyond 4 comparators per stage structure. For higher resolution 
levels, capacitance noise and power issues favor the FA-SC amplifier over the CR-SC 
amplifier even if offset cancellation techniques are used. 
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CHAPTER 6.  NEW OVER-RANGE PROTECTION SCHEME IN 
PIPELINE DATA CONVERTERS 
 
Extended version of paper published in Midwest Symposium on Circuits and Systems 2005 
Yu Lin20, Vipul Katyal21 and Randall L. Geiger22 
 
Abstract 
Existing approaches for the design of inter-stage switched-capacitor amplifiers used 
in pipeline data converters have evolved following the notion that there are firm limits on the 
input range and the output range of the amplifier. In this work, it is recognized that the limits 
on signal swing are not dictated by binary and somewhat arbitrary boundaries but rather by 
increasing levels of distortion with signal swing. The concept of defining a series of signal 
swing windows based on the degree of distortion present in the gain stage amplifier is 
formalized. A set of "critical points" on the transfer characteristics are identified that are 
useful for determining robustness of any given over-range protection circuit. In contrast to 
existing approaches where the amplifier may be under-designed or over-designed in an 
attempt to meet a fixed signal swing window requirement, the designer can select signal 
swing windows to provide acceptable levels of distortion. Following this approach, a new 
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over-range protection scheme is developed which ensures that all residues of a given stage 
are mapped back into an acceptable distortion window of the following stage. 
6.1  Introduction 
The presence of uncompensated nonlinearities in the signal path can significantly 
degrade the performance of a pipeline Analog to Digital Converter (ADC). Few of these 
nonlinearities contribute to recoverable errors whereas other results in non-recoverable 
errors. Recoverable errors may cause an error in the overall interpretation of the digital 
output code, but sufficient information still exists in the digital output for correct 
interpretation. In contrast, non-recoverable errors cause a loss of information and sufficient 
information does not exist for the recovery. Both non-recovered recoverable errors and non-
recoverable errors limit the performance of most pipeline ADCs Excessive growth in the 
residue path caused by nonlinearities will cause such recoverable or non-recoverable errors. 
In particular, the concern is that the residue can cause the output of one or more amplifier 
stages to saturate. These excessive signals are often termed over-range signals. Modifications 
of the basic amplifier structure are included in some pipeline ADCs [1-4] to limit the over-
range signals. The circuits that provide this over-range protection are generally termed an 
over-range protection circuits. 
Common practice for over-range protection circuits is to use the same signal 
conversion range for all the stages. Moreover, no distinction is made between the signal 
conversion range and signal saturation range [1-4]. This results in excessive design 
requirements for a pipeline ADC. To overcome this problem, a series of signal swing 
windows based on the degree of distortion present in the gain stage amplifier is formalized. A  
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Figure 6.1  Block Diagram of kth stage of a pipeline ADC 
set of "critical points" on the transfer characteristics are identified that are useful for 
determining robustness of any given over-range protection circuit.  A new over-range 
protection scheme based on these signal swing windows and critical points will be 
investigated to achieve a relaxed pipeline ADC design. 
6.2  Linearity and Over-ranging 
6.2.1  Operating Windows 
Consider the signal path from the input to the output of a stage of pipeline ADC as 
depicted in Fig. 6.1. The two-dimensional input/output plane in Fig. 6.2 shows the normal 
input and output operating ranges of the amplifiers for an arbitrary amplifier stage relative to 
the reference range of the ADC. In Fig. 6.2, VDD and VSS represent the upper and lower 
supply voltages. It is generally assumed that it is necessary to keep the input and output in a 
rectangular window positioned on Vin=Vout line i.e. the unity gain line. This window is  
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Figure 6.2  Input and Output ranges of Amplifier Stage in Pipeline ADC 
defined as Data Converter Reference Window (DCRW) and it is the inner most rectangle 
shown in Fig. 6.2. For convenience, it will be assumed that the position of the DCRW is the 
same for all stages. The specified input range of the ADC corresponds to the projection of the 
DCRW onto the Vin axis. Another important window can be defined as Residue Amplifier 
Saturation Window (RASW). This window is determined by few transistors internal to the 
op-amp leaving the desired region of operation and causing amplifier to saturate. If the signal 
is out of the RASW range, significant non-recoverable distortion or clipping will result in the 
amplifier. Besides, there exists another window in between DCRW and RASW, Residue 
Amplifier Distortion Window (RADW). Outside this RADW window, distortion or 
nonlinearities becomes larger than the tolerable limit for the overall feedback amplifier (not 
just the operational amplifier) for a given pipeline stage. Within the RADW and RASW, the 
distortion can actually be reduced by calibration. The RADW and RASW are depicted as a 
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rectangle in Fig. 6.2, but in actuality these may be arbitrarily-shaped. This distortion bound 
has not been sufficiently studied and has not been considered for the design issues. 
In most reported designs, no distinction is made between the DCRW and the RASW 
[1-4]. For an n-stage pipeline ADC, it is generally further assumed that it is necessary to keep 
the input and output signals inside the DCRW for all stages. This type of overage-protection 
scheme is far from necessary. In what follows, we propose linearity and over range 
protection method to relax the requirement based on the discussion of the concept of 
windows. 
Fig. 6.3 shows the combined effects of several error sources in one of the first (n-2) 
stages of a pipeline ADC [4-6]. Since the last stage of a pipeline ADC comprised of only a 
comparator, the (n-1)th stage output should be bounded by DCRW otherwise the last stage 
error can not be corrected. This is equivalent to having over-range protection on the (n-1)th 
stage. However, for the first (n-2) stages, the input and output are only required to lie within 
the RADW window. In case (a), the amplifier is driven beyond the RADW. In case (b), 
modest distortion will occur as the output leaves the DCRW but limited to RADW window. 
This will cause degradation in the performance of the pipeline. Actually, this type of error 
may be correctable with the appropriate nonlinear error correction algorithm but very little is 
available in the literature on these corrections. The third situation, case (c), corresponds to 
impinging on the RASW. This will cause serious distortion and non-recoverable errors in the 
pipeline. 
To correctly convert the input voltage, a less stringent but still sufficient condition 
would be to have linearity protection circuitry on the amplifiers of the first (n-2) stages and 
over-range protection on the (n-1)th stage, i.e.: 
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   (a)        (b) 
 
(c) 
Figure 6.3  Effects of Driving Residue Amplifier Beyond the DCRW 
1. The input and output signals for the first (n-2) stages must lie within the RADW 
2. The output range for the (n-1)th stage must lie within the DCRW 
These conditions must be maintained for all specified input signals and throughout all 
process and temperature variations.  It should be noted that the issue of over range plays no 
role on any stage except the output of the (n-1)th stage provided that the previous stages 
amplifier remain linear. Of course, many designers use over-ranging to maintain linearity on 
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intermediate stages as well. One of the major reasons that many existing data converters fail 
to meet static linearity constraints is associated with improper sizing of the DCRW and the 
RADW. This may be a challenge because creating a large RADW, specifically large enough 
to contain the DCRW, can be difficult. 
6.2.2  Critical Points 
Some points on the transfer characteristics of a residue amplifier that are particularly 
indicative of non-idealities in the pipeline stage can be defined as Critical Points (CP). These 
points must be constrained to prevent the amplifier from saturating to avoid non-recoverable 
errors. The vulnerability of the amplifier is due to the fact that the non-idealities, such as 
process variation and transistor mismatch effects, in the amplifier cause these points to move. 
The movement of these points from their ideal locations can be an indicator of degradation in 
performance of the pipeline. For a 1-bit per stage pipeline, the critical points are shown by 
the circles in Fig. 6.4. The radius of the circles will be used to identify the worst-case 
deviation of these critical points from their desired values due to non-idealities in the circuit. 
These CPs can be further classified as Internal Critical Points (ICP) or Boundary Critical 
Points (BCP). The ICPs are the points where discontinuities of the ideal transfer 
characteristic occur, which are close to or beyond the DCRW, e.g. points B in Fig. 6.4. The 
BCPs are the points corresponding to the minimum and maximum input of a stage which are 
close to or beyond a horizontal DCRW boundary, e.g. points D in Fig. 6.4. The points with 
the worst case deviation that remain within the DCRW will not be termed as CPs. 
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Figure 6.4  Critical Points (CPs) for One-Bit per Stage Pipeline ADC 
BCPs that are near a vertical edge of DCRW are problematic for two reasons. First, if 
the output of the previous stage, i.e. the input of the present stage, extends beyond the 
DCRW boundary, the output of this stage may go beyond the RADW. Second, the movement 
of these points can also affect both the output range of the present stage and the input of the 
next stage. The ICPs affect the output range of the stage and may also affect the distortion. 
In the next section we will identify a new window based on CPs and propose an over-
range protection scheme where the CPs will not cause problems. 
6.3  Strategies for Providing Over-Range Protection 
In this discussion we will focus on the operation of a pipeline stage in the range of the 
DCRW. Fig. 6.5 shows the transfer characteristics of an ideal 1-bit/stage architecture 
including the unity gain line. It can be observed that the unity gain line crosses the transfer  
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Figure 6.5  1-Bit/Stage Structure Showing Over-Range Sensitive Regions in Red Circles 
characteristics of the amplifier at the two corners of the DCRW and there are two ICPs and 
BCPs. This does not necessarily suggest that this architecture should be avoided, but rather 
indicates that the accurate control of the variation will be essential for good yield. Good yield 
will be increasingly difficult to achieve as the resolution of the ADC increases. 
The previous examples provided insight into the properties that are needed to develop 
a new linearity and over range protection scheme, which is termed as new over-range 
protection scheme. 
6.3.1  Critical Window 
The concept of critical window (CW) based on the DCRW, RADW and the transfer 
characteristic is defined below. 
Fig. 6.6 shows CW for 3 different cases. The 1st vertical CW edge is defined by the 
intersection of 1st transfer curve segment with that of the lower horizontal line of the DCRW,  
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Figure 6.6  Different Possible Critical Windows (CWs) and New Critical Window (NCW) 
whereas, for 2nd vertical CW edge is defined by last transfer curve segment with that of the 
upper horizontal line of the DCRW. The horizontal lines of the CW are same as those of the 
DCRW. For instance, if we have 2 BCPs, e.g. case (b) of Fig. 6.6, the CW will be a subset of 
DCRW. For case I and case II, the RADW is outside of CW. For case III, part of RADW is 
inside of CW, and a new critical window (NCW) is defined by the innermost closure of these 
two windows. 
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Figure 6.7  Flow Chart for New Over-Range Protection Scheme 
For simplicity, we will assume that the DCRW is the same for all the stages, but the 
RADW can be different from stage to stage. It is also assumed that CW can be inside of the 
DCRW or outside of the DCRW. The detailed design strategy for new over-range protection 
scheme based on the signal swing windows and CPs is shown in Fig. 6.7, along with the 
linearity and over-range protection scheme discussed in section 6.2.1. 
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The main idea of this strategy is to ensure that the residue of each stage is mapped 
back into an acceptable distortion window of the following stage. For example, if stage k is 
of case I or II and stage (k+1) is of case II, and if there is any CP present in stage k, it would 
result in the output of stage k to exceed the CWk. This will cause signal to become larger 
than the input range of the stage (k+1) and cause non recoverable errors. 
6.4  Conlusions 
A new scheme for over-range protection for a pipeline ADC was proposed. Concepts 
of a series of signal swing windows, i.e., Data Converter Reference Window (DCRW), 
Residue Amplifier Saturation Window (RASW) and Residue Amplifier Distortion Window 
(RADW) were formalized. A set of critical points (CPs), i.e. Boundary Critical Points (BCP) 
and Internal Critical Points (ICP) were identified based on the signal swing windows. In 
contrast to existing approaches which attempt to meet a fixed signal swing window, this new 
scheme provides flexibility for designers to choose different signal swing windows. A 
Critical Window (CW) and New Critical Window (NCW) based on different combinations of 
the above mentioned windows and CPs were identified. A design strategy for the new over-
range protection scheme was developed and shown in the flow chart. 
References 
[1]  A. M Abo and P.R.Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital 
converter,” IEEE Journal of Solid-State Circuits, vol. 34, pp. 599 - 606, May 1999. 
[2]  T. B Cho and P. R. Gray, “A 10 b, 20 Msample/s, 35 mW pipeline A/D converter,” IEEE 
Journal of Solid-State Circuits, vol. 30, pp. 166 - 172, Mar. 1995. 
 113 
 
[3]  S. H. Lewis, H. S. Fetterman, G. F. Jr. Gross, R. Ramachandran and T. R. Viswanathan, 
“A 10-b 20-Msample/s analog-to-digital converter,” IEEE Journal of Solid-State 
Circuits, vol. 27, pp. 351 - 358, Mar. 1992. 
[4]  A. N. Karanicolas, S. H. Lee and K. L. Barcrania, “A 15-b 1-Msample/s digitally self-
calibrated pipeline ADC,” IEEE Journal of Solid-State Circuits, vol. 28, pp. 1207 - 
1215, Dec. 1993. 
[5] S.-Y. Chuang and T. Sculley, “A digitally self-calibrating 14-bit 10-MHz CMOS 
pipelined A/D converter,” IEEE J. Solid-State Circuits, vol. 37, pp. 674 - 683, June 
2002. 
[6]  B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, “A CMOS 13-b cyclic RSD 
A/D converter,” IEEE J. Solid-State Circuits, vol. 27, pp. 957 - 965, July 1992. 
 
 
 
 
 
 
 
 
 
 
 
 
 114 
 
CHAPTER 7.  ADJUSTABLE HYSTERESIS CMOS SCHMITT 
TRIGGERS 
 
Extended ver. of paper published in International Symposium on Circuits and Systems 2008 
Vipul Katyal23, Randall L. Geiger24 and Degang J. Chen24 
 
Abstract 
Adjustable hysteresis CMOS Schmitt trigger design strategies are investigated and 
two new inverter-based designs are proposed. The new designs have a modest reduction in 
sensitivity to process variations. The sizing of the two feedback inverters controls the two 
trip points of the structure independently. By the addition of voltage controlled current 
sinking and/or sourcing transistors, the hysteresis window can be easily moved without 
changing its width. Moreover, the new designs are immune to the kick-back noise coming 
from the succeeding blocks. 
Keywords – Schmitt Trigger, trip point, hysteresis, inverter 
7.1  Introduction 
Schmitt triggers are used extensively in digital and analog systems to filter out any 
noise present on a signal line and produce a clean digital signal. These blocks find their way 
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into many instrumentation and test measurement systems. The demand for implementation of 
controllable hysteresis Schmitt triggers along with robustness towards process and 
mismatches has increased in such systems. The traditional method of implementing a Schmitt 
trigger is to use a resistive regenerative (positive) feedback amplifier [1]. The basic idea of a 
Schmitt trigger is to generate a bi-stable state which has a switching threshold as a function 
of the direction of the input. The main drawbacks of this implementation are related to op-
amp design challenges, e.g. large die area, high DC gain requirements, low offset 
requirements etc. Another disadvantage of such an implementation is the high power 
requirement which makes this structure unfavorable in many analog and digital systems. 
Another approach for implementation is to use standard CMOS inverters along with positive 
feedback (e.g. latches) [2-4]. Few variants of this approach are presented in [5-8]. The basic 
idea proposed in [2] is to provide an active alternate pull down path for the output of the first 
inverter when the input is changing from high to low. The alternate pull down path continues 
to reduce the output of the first inverter even beyond the quasi-static point (or the trip point) 
of the inverter. When the input is changing from low to high, this alternate path is actually 
inactive and thus the trip point will be determined primarily by the input inverter. This idea 
can be easily extended to a complementary design where an alternate pull up path is also 
present [3]. For hysteresis adjustment, the author in [4] introduced an additional voltage 
controlled transistor in the feedback path. This adjustment is actually non-linear with respect 
to the controlling voltage. 
In all of these designs one key performance determining block has been neglected. 
This block is the output inverter which is also present in the feedback path. The sizing of the 
output inverter will also affect in the trip points of the Schmitt trigger. Another drawback of 
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the present implementation schemes is related to the kick-back noise coming from other 
digital/analog blocks connected to the Schmitt trigger’s output. To address this issue, the 
output inverter can be buffered by another inverter, but this will cause latency (or path delay) 
in the system. Another approach for addressing the same issue without introducing additional 
delay is to separate the output inverter from the feedback inverters. By doing this, the 
feedback node will be internal to the Schmitt trigger and hence the design will be more 
immune to the kick-back noise. Additional advantage of such an approach is that the same 
inverter sizing for both pull-up and pull-down feedback paths is not required. By using 
different inverter sizing, the trip points of the Schmitt trigger can easily by varied. One can 
also introduce hysteresis adjustable design as described in [4] into this new design scheme. A 
different approach for adjusting the trip points of the Schmitt trigger, without affecting the 
hysteresis width too much, is to introduce voltage controlled current source/sink at the output 
of the input inverter at a price of small power consumption. 
In section 7.2, the basic operation of a traditional inverter based Schmitt trigger will 
be discussed which will be followed by new Schmitt trigger designs in section 7.3. 
Simulation comparison of these structures will be covered in section 7.4 and the conclusions 
will be summarized in section 7.5. 
7.2  Traditional Inverter based Schmitt triggers 
A commonly used Schmitt trigger design is shown in the Fig. 7.1 [2-3]. This structure 
has two inverters (INVI/P and INVO/P) and two feedback transistors (NMOSFB and PMOSFB). 
For analyzing this structure, first assume that no feedback transistors are present. This case  
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Figure 7.1  Traditional inverter based Schmitt Trigger (Str. 1) 
will be just a cascading of two inverters and the O/P transition point (or quasi-static point, 
VQS) will be primary defined by the INVI/P dimensions. Now assume that VIN is high, VINT is 
low and VOUT is high and the NMOSFB transistor is also present. The gate of NMOSFB 
transistor is connected to the VOUT, which is high, hence this transistor will be pulling the 
VINT node to the low voltage also. This is basically generating a positive feedback in the 
system. If VIN decreases from high to low, NMOSFB transistor will keep pulling the VINT 
node to the low voltage even after the input crosses the VQS point. The NMOSFB transistor 
turns off only when the VINT goes above the quasi-static point of the output inverter causing 
VOUT to go low and at that time the system starts to work as normal cascaded inverters. The 
transition or the trip point occurs when the pole of the system crosses jω axis. At that 
transition point, the input inverter’s transistors are in saturation, the output inverter’s NMOS 
and PMOS are in saturation and triode regions respectively, and the feedback NMOS 
transistor is in triode region. One can formulate a set of three non-linear equations for 
determining the High to Low trip point (VHL), VINT and VOUT. Out of these three equations, 
one will reflect the pole movement across jω axis and the other two would be KCL at the  
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Figure 7.2  Hysteresis curve for VINT vs VIN 
VINT and VOUT nodes. Similarly, if the PMOSFB transistor is present in the system, it would 
introduce another positive feedback and will affect the Low to High trip point (VLH) of the 
system. 
Fig. 7.2 shows a typical hysteresis for VINT vs. VIN. The VINT,High and VINT,Low 
voltages are the VINT node voltages at VLH and VHL, respectively. The adjustment of the trip 
points is possible by varying the sizing of the input inverter transistors along with the sizing 
of the feedback transistors [2-4]. Another possible trip point adjustment is obtained by 
changing the output inverter dimensions. This effect has been neglected in the literature for 
such kind of positive feedback Schmitt triggers. One issue with these structures is related to 
the kick-back noise coming from the circuitry connected to the output node of the Schmitt 
trigger. The output node is connected to the feedback transistors and can easily affect the 
performance of the overall structure in presence of the kick-back noise. 
Based on the observations that the output inverter sizing plays a role in determining  
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Figure 7.3  Proposed Schmitt Trigger design (Str. 2) 
the trip points along with the kick-back noise problem, two new structures have been 
investigated in the next section. 
7.3  New Schmitt Trigger Design 
A new Schmitt trigger design is shown in the Fig. 7.3. The first modification in the new 
design is splitting the output inverter of Fig. 7.1 into three inverters (INVO/P, INVPFB and 
INVNFB) as shown in the Fig. 7.3. If all three inverters have same transistor dimensions as in 
traditional case, then the trip points will be exactly the same as before. The splitting of the 
output inverter has three advantages over the previous structure. The first advantage of the 
new structure is freedom of independent transistor sizing of the two feedback inverters. This 
independent inverter sizing will result in nearly independent control of the two trip points. 
The second positive point is reduction in the kick-back noise as the output node is not in the 
feedback path and the last positive point is that there is no additional path delays involved as 
compared to the base structure. But this new structure has a new design challenge for the 
output inverter (INVO/P). The design constraint will come from the VINT,High and VINT,Low.  
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Figure 7.4  Modified Proposed Schmitt Trigger design (Str. 3) 
These values will change when the feedback inverters’ dimensions are changed. To ensure 
the proper operation of this new Schmitt trigger, the quasi-static point (or the trip point) of 
the inverter should be bounded by the maximum of the VINT,Low and the minimum of the 
VINT,High. For a design where this is a challenge, the output can be tapped from VP or VN 
followed by 2 cascaded inverters at an expense of longer propagation delay. But still there is 
flexibility of adjusting the trip points independently.  
Another modification to this new Schmitt trigger design is to include the VOUT in the 
feedback path in such a way that it doesn’t introduce a direct path for kick-back noise. One 
such method is shown in Fig. 7.4 where the feedback inverters are modified to include two 
inputs (VINT and VOUT) rather than one. These modified inverters (or gates) (INV2NFB and 
INV2PFB) are shown in Fig. 7.5 and Fig. 7.6. These two input inverters have same functional 
implementation as that of a single input inverter. With this implementation scheme, the VOUT 
is in the positive feedback loop and hence the VINT,High and VINT,Low will track the sizing of 
the output inverter. Therefore, the output inverter sizing will not hamper the performance of 
the overall Schmitt trigger. 
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Figure 7.5  Two input inverter for NMOSFB (INV2NFB) 
 
Figure 7.6  Two input inverter for PMOSFB (INV2PFB) 
Another possible modification to these structures is the addition of voltage controlled 
current sinking and/or sourcing transistors at VINT node. The addition of such transistors will 
shift the hysteresis window without changing the width of the hysteresis much. Yet another 
modification to these new designs would involve the trip point control as shown in [4]. Use 
of these techniques can help in better control of the adjustment of the trip points. 
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7.4  Simulation Results 
The traditional design, Fig. 7.1 (Str. 1), and the two proposed designs, Fig. 7.3 (Str. 2) 
and Fig. 7.4 (Str. 3), are designed in TSMC 0.18μm process. Key values used for these 
structures are listed in Table 7.1. For generating the hysteresis curve, a triangular input from 
rail to rail power supply with a frequency of 50Hz is used. For comparison between these 
structures, all transistor widths of the feedback inverters are sized at 1μm. Different NMOSFB 
and PMOSFB sizes are used to achieve similar trip points in all the three cases. For the 
traditional design (Str. 1), the output inverter sizing of 1μm will not be used in an application 
as this inverter is also the output driving inverter. But for studying the effects of the feedback 
inverter sizing on the trip points, the nominal sizing of 1μm will be reasonable. For these 
transistors sizing scheme, the high to low trip point (VHL) is approximately 0.49V (i.e. 24.5% 
w.r.t. VDD) and the low to high trip point (VLH) is approximately 1.57V (i.e. 78.5% w.r.t. 
VDD). For achieving similar trip points in Str. 3, the feedback NMOS and PMOS transistors 
are doubled and tripled from Str. 1. This increase in transistors’ size suggests that the Str. 3 
has less sensitivity to the feedback NMOS and PMOS transistors and also the increase in the 
transistor area will help in reducing the errors due to process variations25. Each feedback 
inverter’s transistor size is varied from 1μm to 20μm one at a time while keeping the others 
unchanged and VHL, VLH, VINT,Low and VINT,High are noted for  all  3 designs. Tables 7.2 – 7.6 
summarize these data.  The variation of trip points for the three structures w.r.t. feedback 
inverter sizing is also shown in Figures 7.7 – 7.11. The information stored in the trip points 
can be viewed by looking at the change in the hysteresis width and its mid-point value. From  
                                                 
25 Process variation errors reduces by the square root of the area of the transistor. 
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Table 7.1  Key Values Used for Simulations for Schmitt Trigger Design 
Power Supply VDD = 2V, VSS = 0V 
Length (L) for all transistors 0.4μm 
Width of NMOS: 2μm INVI/P (for all structures) 
Width of PMOS: 8.3μm 
Width of NMOS: 4μm INVO/P (for Str. 2 and 3 only) 
Width of PMOS: 17μm 
Width of NMOS: 1μm Feedback Inverters (for Str. 2 and the 
INVO/P of Str. 1) Width of PMOS: 1μm 
Width of MN1: 1μm 
Width of MN2: 1μm 
 
INV2NFB of  Str. 3 (feedback inverter) 
Width of MP: 1μm 
Width of MN: 1μm 
Width of MP1: 1μm 
 
INV2PFB of  Str. 3 (feedback inverter) 
Width of MP2: 1μm 
Width of NMOSFB: 1.8μm Str. 1 and 2 Feedback transistors 
Width of PMOSFB: 5μm 
Width of NMOSFB: 3.7μm Str. 3 Feedback transistors 
Width of PMOSFB: 16.6μm 
Simulation Temperature 50°C 
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the traditional design’s (Str. 1) data (Table 7.2 or Fig. 7.7), the hysteresis width changes only 
by around 8.8% w.r.t. VDD and the hysteresis mid-point changes by 19.5% w.r.t. VDD 
implying that by changing the output inverter sizing both VHL and VLH track each other 
reasonably. This was actually expected as both the feedback paths use same inverter. For the 
proposed design (Str. 2), when only INVNFB is varied (Table 7.3 or Fig. 7.8), the hysteresis 
width changes by 9.6% w.r.t. VDD and the mid-point change is 5.6%, hence the INVNFB is 
affecting the VHL trip point primarily and has little influence on the VLH trip point. Structure 
2 with INVPFB varying (Table 7.4 or Fig. 7.9), the hysteresis width and mid-point values 
change by 13.3% and 7.2% w.r.t. VDD, respectively, which implies INVPFB primarily 
influences VLH rather than VHL. For this proposed structure one design challenge was noted 
for the output inverter sizing in the previous section. This point is evident from the data of 
VINT,Low and VINT,High in Tables 7.3 and 7.4 (or Figures 7.8 and 7.9). The maximum value of 
VINT,Low is around 37% and the minimum value of VINT,High is around 39% leaving a margin 
of only 2% to set the quasi-static point (or the trip point) of the output inverter in that range. 
This will be hard to achieve with the process and temperature variations. The adjustable 
range of the trip points have to be sacrificed for a better head room for the design of the 
output inverter. When we go to the modified proposed design (Str. 3), this worst difference 
between VINT,Low and VINT,High is around 50% (i.e. 1V) as shown by the data in Tables 7.5 and 
7.6 (or Figures 7.10 and 7.11). This large head room is achieved by introducing the output 
into the feedback paths without adding any kick-back noise into the system. For Str. 3 with 
INV2NFB varying (Table 7.5 or Fig. 7.10), the hysteresis width and mid-point values change 
by 10.6% and 5.3% and for the case where INV2PFB is varied (Table 7.6 or Fig. 7.11) these 
values are 15.2% and 7.6%, respectively. In the modified proposed structure, the simulation 
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data also shows independent control of the trip points by varying the respective inverter size 
alone. Therefore, total hysteresis width change of 25% is achievable along with 12.5% 
change in the mid-point of the hysteresis. Typically these large controllable ranges will be 
sufficient to compensate for any process or temperature variations. Simulations also show 
that the output inverter sizing has little impact on the trip points of the design of the Str. 3. 
The main advantage of adding VOUT into the feedback path by utilizing 2 input inverter 
scheme is the increase in the separation of the VINT,Low and VINT,High. 
Other important performance characterization factors of a Schmitt trigger’s trip points 
are with respect to temperature and power supply. For these two cases all the transistors’ 
widths are kept constant to the values given in Table 7.1 and only temperature or the power 
supply was changed. Simulation data for these two cases are shown in Tables 7.7 and 7.8. 
For these set of simulations both traditional design (Str. 1) and proposed design (Str. 2) have 
identical sizing, hence they have the same results. For the temperature variation and the 
power supply variation cases, all structures performed in a similar manner with modest 
performance improvement of the Str. 3 over the other two. 
The two additional modifications mentioned in the previous section, addition of 
voltage controlled current sinking and/or sourcing transistor(s) at VINT node and the scheme 
mentioned in [4], will also enhance the performance of the two proposed structures without 
adding much to the die area. 
 
 
 
 
 126 
 
 
Table 7.2  Tip Point Variations vs. Feedback Inverter INVOUT for Str. 1 
(% w.r.t. VDD) INVOUT  
(WN, WP) (μm) VHL VLH VINT,Low VINT,High 
(1,1) 24.46 78.31 31.28 48.52 
(1,5) 19.70 72.91 40.96 60.90 
(1,20) 15.40 69.02 54.10 68.43 
(5,1) 28.16 84.33 25.03 33.38 
(20,1) 30.71 92.71 21.86 27.04 
 
 
Table 7.3  Trip Point Variations vs. Feedback Inverter INVNFB for Str. 2 
(% w.r.t. VDD) INVNFB  
(WN, WP) (μm) VHL VLH VINT,Low VINT,High 
(1,1) 24.46 78.31 31.28 48.52 
(1,5) 20.32 77.54 37.24 52.89 
(5,1) 28.16 78.31 25.04 48.47 
(20,1) 30.71 78.31 21.79 48.27 
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Table 7.4  Trip Point Variations vs. Feedback Inverter INVPFB for Str. 2 
(% w.r.t. VDD) INVPFB  
(WN, WP) (μm) VHL VLH VINT,Low VINT,High 
(1,1) 24.46 78.31 31.28 48.52 
(1,5) 24.46 72.91 31.26 60.90 
(5,1) 24.46 69.02 30.88 68.53 
(20,1) 25.01 82.86 29.31 39.31 
 
 
Table 7.5  Trip Point Variations vs. Feedback Inverter INV2NFB for Str. 3 
(% w.r.t. VDD) INV2NFB  
(WN1, WN2, WP) (μm) VHL VLH VINT,Low VINT,High 
(1, 1, 1) 24.80 78.30 20.87 78.70 
(1, 5, 1) 21.76 78.30 23.94 78.90 
(1, 20, 1) 19.41 78.30 24.50 79.19 
(5, 1, 1) 27.71 78.30 18.93 78.90 
(20, 1, 1) 30.05 78.30 17.02 78.90 
 
 
 
 
 128 
 
 
Table 7.6  Trip Point Variations vs. Feedback Inverter INV2PFB for Str. 3 
(% w.r.t. VDD) INV2PFB  
(WN, WP1, WP2) (μm) VHL VLH VINT,Low VINT,High 
(1, 1, 1) 24.80 78.30 20.87 78.70 
(1, 5, 1) 24.80 74.26 21.04 81.53 
(1, 20, 1) 24.80 71.19 20.91 83.42 
(1, 1, 5) 24.80 82.72 21.05 76.76 
(1, 1, 20) 24.80 86.44 21.64 74.46 
 
 
Table 7.7  Hysteresis Variation vs. Temperature 
(% w.r.t. VDD) 
Str. 1 and Str. 2 Str. 3 
Temp. 
(°C) 
Hyst. Width Hyst. Mid-pt. Hyst. Width Hyst. Mid-pt. 
-50 58.89 45.18 58.76 45.79 
0 56.02 48.26 54.92 48.32 
50 53.84 51.38 53.49 51.55 
100 52.62 54.27 53.07 54.57 
150 52.16 56.97 53.26 57.40 
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Table 7.8  Hysteresis Variation vs. Power Supply 
(% w.r.t. VDD) 
Str. 1 and Str. 2 Str. 3 
VDD 
(V) 
Hyst. Width Hyst. Mid-pt. Hyst. Width Hyst. Mid-pt. 
1.5 63.54 47.50 48.42 49.24 
2.0 53.84 51.38 53.49 51.55 
2.5 49.80 54.34 59.62 54.73 
 
 
Trip Point Low to High (% w.r.t. VDD)
(1,1)
(1, 20)
(1, 5)
(5, 1)
(20, 1)
10
15
20
25
30
35
65 70 75 80 85 90 95
(WN, WP)
 
Figure 7.7  Tip Point Variations vs. Feedback Inverter’s (INVOUT) (WN, WP) for Str. 1 
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Figure 7.8  Trip Point Variations vs. Feedback Inverter’s (INVNFB) (WN, WP) for Str. 2 
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Figure 7.9  Trip Point Variations vs. Feedback Inverter’s (INVPFB) (WN, WP) for Str. 2 
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Figure 7.10  Trip Point Variations vs. Feedback Inv.’s (INV2NFB) (WN1, WN2, WP) for Str. 3 
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Figure 7.11  Trip Point Variations vs. Feedback Inv.’s (INV2PFB) (WN, WP1, WP2) for Str. 3 
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7.5  Conclusions 
Two new Schmitt trigger designs were presented. As opposed to the traditional 
implementation scheme, the new design approach used two separate inverters for each 
positive feedback paths. This modification resulted in near independent trip point control by 
varying the sizing of the respective feedback inverter in the first proposed design. In the 
second proposed design, the feedback inverters were modified to include two inputs, one 
from the internal node of the Schmitt trigger and the other being the output node, which 
resulted in independent control of the trip points by the sizing of the respective two input 
inverters. This modification also resulted in a lower sensitive Schmitt trigger design with 
respect to the feedback NMOS and PMOS transistors and also provided modest tolerance 
improvement over process variation. Simulations for these structures showed wide trip point 
control by varying feedback inverters sizing, specifically by the latter modification utilizing 
two input inverter scheme. The proposed structures also have added advantage of reduced 
kick back noise without increasing the propagation delay. These structures can also have 
current sourcing and/or sinking voltage controlled transistors at the output of the input 
inverter, which can shift the hysteresis window without changing its width. Splitting of the 
inverters for separate feedback paths along with the use of two input inverters are not limited 
to the present architecture, but can be used in other Schmitt trigger designs making them 
more favorable for different applications. 
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CHAPTER 8.  GENERAL CONCLUSIONS AND FUTURE WORK 
8.1  General Conclusions 
With each day demand for hand held devices, such as cell phones, personal digital 
assistant (PDA), laptops and more, is increasing. One of the most important considerations 
for such devices is their power requirement. As ADCs are important components of these 
devices, power efficient design for them has significant impact on the overall system 
performance.  
This dissertation addresses the design aspects of various important components – 
amplifier, comparator, etc. – of a pipeline ADC. The most important contributions of this 
work are 
• A systematic power optimization strategy for an amplifier 
• A new low offset dynamic comparator structure 
• Overall power optimization of the pipeline ADC with respect to kT/C noise 
constraints 
• Statistical analysis of the over-range protection requirements 
• A new over-range protection implementation algorithm 
• A new Schmitt trigger design 
In Chapter 2, amplifier power optimization strategy was developed under various 
performance requirements such as resolution and speed. This new strategy facilitates a fair 
comparison between different amplifier topologies. It was shown that a two stage structure 
gives better overall performance for higher feedback gains and lower frequency of operation, 
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whereas the single stage structure performs better for smaller feedback gains or higher 
frequency of operation. From optimized power expressions, a critical value of feedback 
factor was derived. For a given set of specifications, a strategy for choosing the appropriate 
power optimized amplifier structure based on this critical feedback factor was proposed. This 
strategy is completely general and can be applied to amplifiers used in any application 
including ADCs. 
In Chapter 3, a new dynamic comparator was proposed for high-speed, high-
resolution ADC application. Simulation based sensitivity analysis was carried out with 
respect to imbalance in parasitic capacitances, CM voltage errors and timing errors. The 
proposed structure shows significantly lower sensitivity to the errors as compared to the 
typical structure. The modifications made to the typical differential pair dynamic comparator 
can easily reduce the overall offset to only few milli-volts as compared to hundreds of milli-
volts. This reduced offset of the dynamic comparator eases the over-range protection 
requirements of an MDAC and hence further reduces the overall power consumption of the 
pipeline ADC. 
In Chapter 4, a method to optimize the power with kT/C noise constraint was 
proposed. Different scaling schemes were investigated to achieve near optimal solution. Low 
dissipation power of dynamic comparators and 1st stage MDAC as an input S/H were 
incorporated in the analysis of the overall power requirements of the pipeline ADC. It was 
shown that for a 12-bit ADC, the total power decreases with the stage resolution. This 
optimization method can be easily extended to other resolution pipeline ADCs. 
In Chapter 5, closed form expressions of the three sigma variation in the over-range 
voltage levels of different MDACs have been derived. The closed form expressions will 
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facilitate in the error budget allocation for the over-range protection while designing a 
pipeline ADC. If no offset cancellation techniques are used, offsets dominate the over-range 
protection requirements and the 6 comparators per stage structure may be required to provide 
adequate over-range protection. Without offset cancellation techniques, little difference was 
found between the charge-redistribution switch capacitor MDAC (CR-SC) and the flip-
around switch capacitor MDAC (FA-SC) structures. However, if offset cancellation 
techniques are used, the CR-SC amplifier was substantially better and there is little 
justification for going beyond 4 comparators per stage structure. For higher resolution levels, 
capacitance noise and power issues favor the FA-SC amplifier over the CR-SC amplifier 
even if offset cancellation techniques are used. 
In Chapter 6, a new algorithm for over-range protection for a pipeline ADC was 
proposed. Concepts of a series of signal swing windows, i.e., Data Converter Reference 
Window (DCRW), Residue Amplifier Saturation Window (RASW) and Residue Amplifier 
Distortion Window (RADW) were formalized. A set of critical points (CPs), i.e. Boundary 
Critical Points (BCP) and Internal Critical Points (ICP) were identified based on the signal 
swing windows. In contrast to existing approaches which attempt to meet a fixed signal 
swing window, this new scheme provides flexibility for designers to choose different signal 
swing windows. A Critical Window (CW) and New Critical Window (NCW) based on 
different combinations of the above mentioned windows and CPs were identified. A design 
strategy for the new over-range protection scheme utilizing the signal swing windows, 
critical points and windows was developed. 
In Chapter 7, two new Schmitt trigger designs were presented. In both the structures, 
near independent trip point control was achieved by varying the feedback inverter sizing. The 
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modification also resulted in a less sensitive Schmitt trigger design with respect to the 
feedback NMOS and PMOS transistors and also provided modest tolerance improvement 
over process variation. Simulations for these structures showed wide trip point control by 
varying feedback inverters sizing. The proposed structures also have added advantage of 
reduced kick back noise without increasing the propagation delay. Splitting of the inverters 
for separate feedback paths along with the use of two input inverters are not limited to the 
present architecture, but can be used in other Schmitt trigger designs making them more 
favorable for different applications. 
8.2  Recommendations for Future Research 
For the amplifier optimization strategy proposed in Chapter 2, only the important 
drain-bulk parasitics were considered. The inclusion of these parasitics in the design strategy 
was important as they significantly affect the overall performance of the amplifier for higher 
speed requirements. In many of the applications, the consideration of these parasitics will be 
enough. But if higher accuracy in the prediction model is required, then other non-ideal 
effects such as gate-drain capacitance, bulk effects on threshold voltages etc. can also be 
included. The inclusion of other non-idealities will complicate the model and one can easily 
lose the insight into the power optimization problem. Hence it will be advisable to have two 
sets of models, one giving basic picture and the other being a bit more thorough and detailed 
models.   
For the dynamic comparator design, Chapter 3, a mathematical model for the 
prediction of the trip point of the comparator will help in optimizing the offset of the 
 138 
 
structure. This mathematical model will also help us in better in depth operation of this non-
linear block.  
In Chapter 4, the overall power optimization of the pipeline ADC with kT/C noise 
constraint, only capacitor scaling was considered. Further study is required to incorporate 
stage resolution scaling into the present capacitor scaling scheme and to achieve better 
insight into the power optimized solution of a pipeline ADC. 
In Chapter 5, general statistical models are developed for the two most popular inter-
gain stage amplifier or Multiplying DACs (MDACs). Further research is needed to include 
the noise and power dissipation factors into the picture to evaluate the overall benefits of 
each structure. 
In Chapter 6, concept of different signal swing windows based on the level of 
distortion has been presented along with identification of the critical points. Additional 
investigation is needed toward the methods of formalization and identification of the 
concepts developed for silicon implementation. 
In Chapter 7, the new Schmitt trigger structures have modest improvement over 
process and temperature variations. Further research is needed to enhance the performance of 
the new structures which can reduce the sensitivity of the Schmitt triggers w.r.t. process and 
temperature and making them even more favorable to different applications 
Finally, a high speed, high accuracy and low power pipeline design needs to be 
implemented which utilizes the new over-range protection algorithm along with the power 
optimization strategies and statistical modeling proposed in the dissertation.  
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APPENDIX  Settling Time and Gain-Bandwidth Relationship 
For a negative feedback amplifier, as shown in the Fig. 2.1 of chapter 2, with a step 
input of Vin amplitude, the output will slew first and then followed by a linear system settling. 
Let tSL be the slew time and tS be the overall settling time of the negative feedback amplifier 
for output to reach (1- δ)VoF, where δ  ∈ (0,1) and VoF is the final output voltage. During 
slewing, the output is directly proportional to time, i.e. 
( ) tSRtVo ×= ,       SLtt ≤≤0      (A.1) 
where SR is the slew rate and Vo(0) = 0. During the linear system settling time the output is 
given by, 
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where A0 is the open loop dc gain and β is the feedback factor. The settling time, tS, for the 
output to settle to (1- δ)VoF is given by 
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The transfer function of the closed loop amplifier for a single pole (p) and GB (= pA0) as 
gain-bandwidth of an open loop amplifier can be written as 
 140 
 
( )
1+
+
+
=
GBp
s
GBp
GB
sAFB
β
β      (A.5) 
Hence the time constant (τ ) is 
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From (A.4) and (A.6), 
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At t = tSL, the derivative of the output w.r.t time should be same from the slewing and linear 
system settling, i.e. 
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From (A.3), (A.7) and (A.8) the slewing and settling times are, 
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provided SR > δVinGB for tS > tSL. 
For a two stage amplifier, 
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1EBVGB
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=      (A.10) 
where VEB1 is the input transistor excess bias. Hence the condition between SR and GB for tS 
> tSL reduces to VEB1 > δVin.  
For minimization of settling time requirement, consider the ratio of tSL w.r.t. tS, 
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For minimum ρ w.r.t VEB1 implies 
1
1
1
−
=
in
EB
V
V
in
EB e
V
V δ      (A.12) 
If VEB1 < Vin, then (A.12) can be simplifier to  
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δ
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=
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which violates the condition for tS > tSL. If VEB1 > Vin, then we can have a solution satisfying 
(A.12) and the requirement of tS > tSL, but this requirement of VEB1 will impractical in most 
scenarios. The only possible relationship between VEB1 and Vin will be VEB1 = Vin and for this 
case ρ will be 0, i.e. no slewing involved and the settling time is given by 
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In general, from (A.9) and (A.10) 
 142 
 
( )
( ) ⎥⎦
⎤⎢⎣
⎡
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+
−
≈⎥⎦
⎤⎢⎣
⎡
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+
−
+
=
−
≈
+
−
=
in
EB
EB
EBin
in
EB
EB
EBin
S
EB
EBin
EB
EBin
SL
V
V
V
VV
GBV
V
V
VV
GBp
t
GBV
VV
GBpV
VVt
δβδβ
ββ
1
1
11
1
1
1
1
1
1
ln1ln1
 (A.15) 
 143 
 
ACKNOWLEDGEMENTS 
I would like to take this opportunity to express my thanks to those who helped me 
with various aspects of conducting research and writing of this thesis. First and foremost, I 
would like to convey my gratitude towards Dr. Randall L. Geiger for his guidance, patience 
and support throughout this research and the writing of this thesis. His inspirational teaching 
style, insights and words of encouragement have often stimulated me and renewed my hopes 
for completing my graduate education. His guidance was not only limited to just the research 
work but he also helped me in developing my own identity. Next I would like to thank my 
second advisor Dr. Degang J. Chen. His exceptional teaching style along with clarity in the 
thought process of solving toughest of the problems helped me in completing this research 
work. Whenever I was stuck at any problem, the doors of Dr. Geiger and Dr. Chen were 
always open for lengthy discussions. I extremely enjoyed having discussions with Dr. Geiger 
and Dr. Chen on challenging topics and will be looking forward to do the same in future. I 
would also like to thank my committee members: Dr. Chris C-N. Chu, Dr. Ratnesh Kumar 
and Dr. Richard Martin for their precious time, advice, efforts and contributions to this work.  
I would take this opportunity to thank all of my colleagues and friends at Iowa State 
University for their support and encouragement specifically – Yu Lin, Beatriz Olleta, Saqib 
Malik, Kyaw Kyaw, Haibo Fei, Le Jin, Hanqing Xin, Sreenath Thoka, Chao Su, Chengmin 
He, Hanjun Jian, Mark Schlarmann, Jake Sloat, Vaibhav Kumar, Yingkun Gai, Shourya P. 
Otta, Vikas Yadav, Hullas Sehgal, Pranav Agarwal, Tanuj Aggarwal and Bipin Singh. I will 
always cherish their friendship and support in my heart. 
 144 
 
I would like to thank Mr. Kerry Thompson from Broadcom Corporation for his 
valuable time, insight and suggestions on the dynamic comparator design. I would also thank 
the entire Broadcom Corporation team from Fort Collins, Colorado for their encouragement 
to finish this work.  
Last but not least, my special thanks to my family especially my parents Mrs. and Dr. 
O. P. Katyal, my in-laws Mrs. and Mr. Agashe, my grandmother Mrs. S. Vijh, my sisters Dr. 
Vasuda Bhatia and Mrs. Bhavana Katyal Sarin, my brother in-laws Mr. Vikram Bhatia and 
Mr. Shanuj Sarin, my sister-in-law Ms. Ashwini Agashe and my lovely wife Ms. Janhavi 
Agashe for their support, love and encouragement without which I couldn’t have gone this 
far. There are no words with which I can describe the effort and patience shown by my wife 
for completing this work. Although she is not from a similar area, she still took the time and 
energy to read each chapter and provided valuable suggestions in order to make this work 
even better.  
Parts of this work were carried out under Semiconductor Research Corporation Task 
ID 1185.002. 
 
